参数资料
型号: AD7192BRUZ
厂商: Analog Devices Inc
文件页数: 29/41页
文件大小: 0K
描述: IC ADC 24BIT 2CH W/PGA 24-TSSOP
产品培训模块: Weigh Scale Introduction
设计资源: Precision Weigh Scale Design Using AD7192 with Internal PGA (CN0119)
标准包装: 62
位数: 24
采样率(每秒): 4.8k
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
电压电源: 模拟和数字
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 24-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 24-TSSOP
包装: 管件
输入数目和类型: 2 个差分,单极;2 个差分,双极;4 个伪差分,单极;4 个伪差分,双极
产品目录页面: 777 (CN2011-ZH PDF)
AD7192
Rev. A | Page 34 of 40
RESET
The circuitry and serial interface of the AD7192 can be reset by
writing consecutive 1s to the device; 40 consecutive 1s are
required to perform the reset. This resets the logic, the digital
filter, and the analog modulator, whereas all on-chip registers
are reset to their default values. A reset is automatically
performed on power-up. When a reset is initiated, the user
must allow a period of 500 μs before accessing any of the on-
chip registers. A reset is useful if the serial interface loses
synchronization due to noise on the SCLK line.
SYSTEM SYNCHRONIZATION
The SYNC input allows the user to reset the modulator and the
digital filter without affecting any of the setup conditions on the
part. This allows the user to start gathering samples of the
analog input from a known point in time, that is, the rising edge
of SYNC. SYNC needs to be taken low for at least four master
clock cycles to implement the synchronization function.
If multiple AD7192 devices are operated from a common master
clock, they can be synchronized so that their data registers are
updated simultaneously. A falling edge on the SYNC pin resets
the digital filter and the analog modulator and places the AD7192
into a consistent, known state. While the SYNC pin is low, the
AD7192 is maintained in this state. On the SYNC rising edge,
the modulator and filter are taken out of this reset state and, on
the next clock edge, the part starts to gather input samples again.
In a system using multiple AD7192 devices, a common signal to
their SYNC pins synchronizes their operation. This is normally
done after each AD7192 has performed its own calibration or
has calibration coefficients loaded into its calibration registers.
The conversions from the AD7192s are then synchronized.
The part is taken out of reset on the master clock falling edge
following the SYNC low to high transition. Therefore, when
multiple devices are being synchronized, the SYNC pin should
be taken high on the master clock rising edge to ensure that all
devices begin sampling on the master clock falling edge. If the
SYNC pin is not taken high in sufficient time, it is possible to
have a difference of one master clock cycle between the devices;
that is, the instant at which conversions are available differs
from part to part by a maximum of one master clock cycle.
The SYNC pin can also be used as a start conversion command.
In this mode, the rising edge of SYNC starts conversion, and the
falling edge of RDY indicates when the conversion is complete.
The settling time of the filter has to be allowed for each data
register update. For example, if the ADC is configured to use
the sinc4 filter, zero latency is disabled, and chop is disabled, the
settling time equals 4/fADC where fADC is the output data rate
when continuously converting on a single channel.
TEMPERATURE SENSOR
Embedded in the AD7192 is a temperature sensor. This is
selected using the CH2 bit in the configuration register. When
the CH2 bit is set to 1, the temperature sensor is enabled. When
the temperature sensor is selected and bipolar mode is selected,
the device should return a code of 0x800000 when the temper-
ature is 0 K. A one-point calibration is needed to get the optimum
performance from the sensor. Therefore, a conversion at 25°C
should be recorded and the sensitivity calculated. The sensitivity
is 2815 codes/°C, approximately. The equation for the temper-
ature sensor is
Temp (K) = (Conversion – 0x800000)/2815 K
Temp (°C) = Temp (K) – 273
Following the one-point calibration, the internal temperature
sensor has an accuracy of ±2 °C, typically.
BRIDGE POWER-DOWN SWITCH
In bridge applications such as strain gages and load cells, the
bridge itself consumes the majority of the current in the system.
For example, a 350 Ω load cell requires 15 mA of current when
excited with a 5 V supply. To minimize the current consumption
of the system, the bridge can be disconnected (when it is not
being used) using the bridge power-down switch. Figure 18
shows how the bridge power-down switch is used. The switch
can withstand 30 mA of continuous current, and it has an on
resistance of 11 Ω maximum.
LOGIC OUTPUTS
The AD7192 has four general-purpose digital outputs, P0, P1,
P2, and P3. These are enabled using the GP32EN and GP10EN
bits in the GPOCON register. The pins can be pulled high or
low using the P0DAT to P3DAT bits in the GPOCON register;
that is, the value at the pin is determined by the setting of the
P0DAT to P3DAT bits. The logic levels for these pins are
determined by AVDD rather than by DVDD. When the GPOCON
register is read, Bit P0DAT to Bit P3DAT reflect the actual value
at the pins. This is useful for short-circuit detection.
These pins can be used to drive external circuitry, for example,
an external multiplexer. If an external multiplexer is used to
increase the channel count, the multiplexer logic pins can be
controlled via the AD7192 general-purpose output pins. The
general-purpose output pins can be used to select the active
multiplexer pin. Because the operation of the multiplexer is
independent of the AD7192, the AD7192 modulator and filter
should be reset using the SYNC pin or by a write to the mode or
configuration register each time that the multiplexer channel is
changed.
相关PDF资料
PDF描述
AD7193BCPZ IC ADC 24BIT SPI 4.8KHZ 32LFCSP
AD7194BCPZ IC ADC 24BIT SPI 4.8K 32-LFCSP
AD7195BCPZ-RL7 IC AFE 24BIT 4.8K 32LFSP
AD7225BQ IC DAC 8BIT QUAD W/AMP 24-CDIP
AD7226BQ IC DAC 8BIT QUAD W/AMP 20-CDIP
相关代理商/技术参数
参数描述
AD7192BRUZ-REEL 功能描述:IC ADC 24BIT 2CH SD 24-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7193 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
AD7193BCPZ 功能描述:IC ADC 24BIT SPI 4.8KHZ 32LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率(每秒):300k 数据接口:并联 转换器数目:1 功率耗散(最大):75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端,单极;1 个单端,双极
AD7193BCPZ-RL 功能描述:IC ADC 24BIT SPI 4.8KHZ 32LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7193BCPZ-RL7 功能描述:IC ADC 24BIT SPI 4.8KHZ 32LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极