参数资料
| 型号： | AD7266BSUZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/29页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 3CH 2MSPS 32-TQFP |
| 设计资源： | AD7266 SAR ADC in DC-Coupled Differential and Single-Ended Appls (CN0039) |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 2M |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 33.6mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-TQFP |
| 供应商设备封装： | 32-TQFP（7x7） |
| 包装： | 托盘 |
| 输入数目和类型： | 12 个单端，单极；6 个差分，单极；6 个伪差分，单极 |
| 产品目录页面： | 777 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
AD7266
Rev. B | Page 21 of 28
SCLK
DOUTA
DOUTB
INVALID DATA
VALID DATA
1
10
14
1
THE PART BEGINS
TO POWER UP.
THE PART IS FULLY POWERED UP,
SEE POWER-UP TIMES SECTION.
tPOWER-UP2
CS
04603-033
Figure 38. Exiting Full Power-Down Mode
POWER-UP TIMES
As described in detail, the AD7266 has two power-down
modes, partial power-down and full power-down. This section
deals with the power-up time required when coming out of
either of these modes. It should be noted that the power-up
times, as explained in this section, apply with the recommended
capacitors in place on the DCAPA and DCAPB pins.
To power up from full power-down, approximately 1.5 ms
should be allowed from the falling edge of CS, shown as
tPOWER-UP2 in
. Powering up from partial power-down
requires much less time. The power-up time from partial
power-down is typically 1 μs; however, if using the internal
reference, then the AD7266 must be in partial power-down for
at least 67 μs in order for this power-up time to apply.
When power supplies are first applied to the AD7266, the ADC
may power up in either of the power-down modes or normal
mode. Because of this, it is best to allow a dummy cycle to
elapse to ensure the part is fully powered up before attempting a
valid conversion. Likewise, if it is intended to keep the part in
the partial power-down mode immediately after the supplies are
applied, then two dummy cycles must be initiated. The first
dummy cycle must hold CS low until after the 10th SCLK falling
edge (see
); in the second cycle,
CS must be brought
high before the 10th SCLK edge but after the second SCLK
falling edge (see
). Alternatively, if it is intended to
place the part in full power-down mode when the supplies are
applied, then three dummy cycles must be initiated. The first
dummy cycle must hold
CS low until after the 10th SCLK falling
edge (see
); the second and third dummy cycles place
the part in full power-down (see
Once supplies are applied to the AD7266, enough time must be
allowed for any external reference to power up and charge the
various reference buffer decoupling capacitors to their final values.
POWER vs. THROUGHPUT RATE
The power consumption of the AD7266 varies with the
throughput rate. When using very slow throughput rates and as
fast an SCLK frequency as possible, the various power-down
options can be used to make significant power savings.
However, the AD7266 quiescent current is low enough that
even without using the power-down options, there is a
noticeable variation in power consumption with sampling rate.
This is true whether a fixed SCLK value is used or if it is scaled
power vs. the throughput rate when operating in normal mode
for a fixed maximum SCLK frequency and an SCLK frequency
that scales with the sampling rate with VDD = 3 V and VDD = 5 V,
respectively. In all cases, the internal reference was used.
04
60
3-
0
45
THROUGHPUT (kSPS)
1400
0
200
400
600
800
1000
1200
P
O
WER
(
m
W)
10.0
9.5
9.0
8.5
8.0
7.5
7.0
6.5
6.0
5.5
5.0
24MHz SCLK
VARIABLE SCLK
TA = 25°C
Figure 39. Power vs. Throughput in Normal Mode with VDD = 3 V
04
60
3-
04
6
THROUGHPUT (kSPS)
2000
0
200
400
600
800 1000 1200 1400 1600 1800
P
O
WE
R
(
m
W)
30
28
26
24
22
20
18
16
14
12
10
32MHz SCLK
VARIABLE SCLK
TA = 25°C
Figure 40. Power vs. Throughput in Normal Mode with VDD = 5 V
相关PDF资料 |
PDF描述 |
|---|---|
| AD7274BRM | IC ADC 12BIT 3MSPS HS LP 8MSOP |
| AD7276BRM | IC ADC 12BIT 3MSPS HS LP 8MSOP |
| AD7291BCPZ-RL7 | IC ADC I2C/SRL 22.22K 20LFCSP |
| AD7298-1BCPZ-RL | IC ADC 10BIT SPI/SRL 8CH 20LFCSP |
| AD7298BCPZ-RL7 | IC ADC 10BIT SPI/SRL 8CH 20LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7266BSUZ-REEL | 功能描述:IC ADC 12BIT 3CHAN 2MSPS 32TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7266BSUZ-REEL7 | 功能描述:IC ADC 12BIT 3CHAN 2MSPS 32TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7273 | 制造商:AD 制造商全称:Analog Devices 功能描述:3MSPS,10-/12-Bit ADCs in 8-Lead TSOT |
| AD72731 | 制造商:AD 制造商全称:Analog Devices 功能描述:3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT |
| AD7273BRM | 制造商:AD 制造商全称:Analog Devices 功能描述:3MSPS,10-/12-Bit ADCs in 8-Lead TSOT |
发布紧急采购，3分钟左右您将得到回复。