AD7266
Rev. B | Page 7 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
04
60
3-
00
2
24
23
22
21
1
2
3
32
DV
DD
A0
CS
SC
L
K
D
OU
T
B
DG
ND
D
OU
T
A
V
DRI
V
E
20
19
18
17
VB2
VB1
AGND
DCAPB
RANGE
SGL/DIFF
A2
A1
9
10
11
12
13
V
B5
V
B4
V
B3
V
B6
V
A6
V
A5
V
A4
V
A3
14
15
16
4
5
6
7
8
VA2
VA1
AGND
DCAPA
AVDD
REF SELECT
DGND
31
30
29
28
27
26
25
AD7266
TOP VIEW
(Not to Scale)
PIN 1
INDICATOR
NOTES
1. THE EXPOSED METAL PADDLE ON THE BOTTOM OF THE LFCSP
PACKAGE SHOULD BE SOLDERED TO PCB GROUND.
Figure 2. Pin Configuration (CP-32-2)
04
60
3
-04
1
CS
SGL/DIFF
1
2
3
4
5
6
7
8
REF SELECT
AVDD
DCAPA
VA1
AGND
DGND
VA2
23
A2
22
21
RANGE
18
VB1
19
AGND
20
DCAPB
24
A1
17
VB2
PIN 1
9
V
A3
10
V
A4
11
V
A5
12
V
A6
13
V
B6
14
V
B5
15
V
B4
16
V
B3
32
DV
DD
31
V
DR
IV
E
30
D
OU
T
A
29
DG
ND
28
D
OU
T
B
27
SC
L
K
26 25
A0
AD7266
TOP VIEW
(Not to Scale)
Figure 3. Pin Configuration (SU-32-2)
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 29
DGND
Digital Ground. This is the ground reference point for all digital circuitry on the AD7266. Both DGND pins should
connect to the DGND plane of a system. The DGND and AGND voltages should ideally be at the same potential
and must not be more than 0.3 V apart, even on a transient basis.
2
REF SELECT
Internal/External Reference Selection. Logic input. If this pin is tied to DGND, the on-chip 2.5 V reference is used as
the reference source for both ADC A and ADC B. In addition, Pin DCAPA and Pin DCAPB must be tied to decoupling
capacitors. If the REF SELECT pin is tied to a logic high, an external reference can be supplied to the AD7266
through the DCAPA and/or DCAPB pins.
3
AVDD
Analog Supply Voltage, 2.7 V to 5.25 V. This is the only supply voltage for all analog circuitry on the AD7266. The
AVDD and DVDD voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a
transient basis. This supply should be decoupled to AGND.
4, 20
DCAPA,
DCAPB
Decoupling Capacitor Pins. Decoupling capacitors (470 nF recommended) are connected to these pins to
decouple the reference buffer for each respective ADC. Provided the output is buffered, the on-chip reference can
be taken from these pins and applied externally to the rest of a system. The range of the external reference is
dependent on the analog input range selected.
5, 6, 19
AGND
Analog Ground. Ground reference point for all analog circuitry on the AD7266. All analog input signals and any
external reference signal should be referred to this AGND voltage. All three of these AGND pins should connect to
the AGND plane of a system. The AGND and DGND voltages ideally should be at the same potential and must not
be more than 0.3 V apart, even on a transient basis.
7 to 12
VA1 to VA6
Analog Inputs of ADC A. These may be programmed as six single-ended channels or three true differential analog
13 to 18
VB6 to VB1
Analog Inputs of ADC B. These may be programmed as six single-ended channels or three true differential analog
21
RANGE
Analog Input Range Selection. Logic input. The polarity on this pin determines the input range of the analog input
channels. If this pin is tied to a logic low, the analog input range is 0 V to VREF. If this pin is tied to a logic high when
CS goes low, the analog input range is 2 × VREF. See the
22
SGL/DIFF
Logic Input. This pin selects whether the analog inputs are configured as differential pairs or single ended. A logic
low selects differential operation while a logic high selects single-ended operation. See
the Analog Input23 to 25
A2 to A0
Multiplexer Select. Logic inputs. These inputs are used to select the pair of channels to be simultaneously
converted, such as Channel 1 of both ADC A and ADC B, Channel 2 of both ADC A and ADC B, and so on. The pair
of channels selected may be two single-ended channels or two differential pairs. The logic states of these pins
need to be set up prior to the acquisition time and subsequent falling edge of CS to correctly set up the
multiplexer for that conversion. See
thesection for further details
andmultiplexer address decoding.
26
CS
Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the AD7266
and framing the serial data transfer.
27
SCLK
Serial Clock. Logic input. A serial clock input provides the SCLK for accessing the data from the AD7266. This clock
is also used as the clock source for the conversion process.