- 您现在的位置：买卖IC网 > PDF目录1980 > AD7323BRUZ-REEL7 (Analog Devices Inc)IC ADC 12BIT+ SAR 4CHAN 16TSSOP PDF资料下载
参数资料
| 型号： | AD7323BRUZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/37页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT+ SAR 4CHAN 16TSSOP |
| 标准包装： | 1,000 |
| 位数： | 12 |
| 采样率（每秒）： | 500k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 17mW |
| 电压电源： | 双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 4 个单端，单极；4 个单端，双极；2 个差分，单极；2 个差分，双极 |
| 配用： | EVAL-AD7323CBZ-ND - BOARD EVALUATION FOR AD7323CBZ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
AD7323
Data Sheet
Rev. B | Page 18 of 36
D
VDD
C2
R1
VIN+
VSS
C1
D
VDD
C2
R1
VIN–
VSS
C1
05400-
024
NOTES
1. VIN+ CAN BE VIN0 OR VIN2, AND VIN– CAN BE VIN1 OR VIN3.
Figure 30. Equivalent Analog Input Circuit (Differential)
Care should be taken to ensure that the analog input does not
exceed the VDD and VSS supply rails by more than 300 mV. Exceed-
ing this value causes the diodes to become forward biased and
to start conducting into either the VDD supply rail or VSS supply
rail. These diodes can conduct up to 10 mA without causing
irreversible damage to the part.
In Figure 29 and Figure 30, Capacitor C1 is typically 4 pF and
can primarily be attributed to pin capacitance. Resistor R1 is a
lumped component made up of the on resistance of the input
multiplexer and the track-and-hold switch. Capacitor C2 is the
sampling capacitor; its capacitance varies depending on the
analog input range selected (see the Specifications section).
Track-and-Hold Section
The track-and-hold on the analog input of the AD7323 allows
the ADC to accurately convert an input sine wave of full-scale
amplitude to 13-bit accuracy. The input bandwidth of the track-
and-hold is greater than the Nyquist rate of the ADC. The
AD7323 can handle frequencies up to 22 MHz.
The track-and-hold enters its tracking mode on the 14th SCLK
rising edge after the CS falling edge. The time required to
acquire an input signal depends on how quickly the sampling
capacitor is charged. With zero source impedance, 305 ns is
sufficient to acquire the signal to the 13-bit level. The
acquisition time required is calculated using the following
formula:
tACQ = 10 × ((RSOURCE + R) C)
where C is the sampling capacitance and R is the resistance seen
by the track-and-hold amplifier looking back on the input. For
the AD7323, the value of R includes the on resistance of the
input multiplexer and is typically 300 . RSOURCE should include
any extra source impedance on the analog input.
When running the AD7323 at a throughput rate of 1 MSPS with
a 10 MHz SCLK signal, the ADC has approximately
1.5 SCLK + t8 + tQUIET
to acquire the analog input signal. The ADC goes back into
hold mode on the CS falling edge.
As the VDD/VSS supply voltage is reduced, the on resistance
of the input multiplexer increases. Therefore, based on the
equation for tACQ, it is necessary to increase the amount of
acquisition time provided to the AD7323, and therefore decrease
VSS supplies are reduced, the specified THD performance
degrades slightly. If the throughput rate is reduced when operating
with the minimum VDD and VSS supplies, the specified THD
performance is maintained.
5
19
±VDD/VSS SUPPLIES (V)
T
HD
(
d
B)
7
9
11
13
15
17
05400-
051
–95
–75
–80
–85
–90
500kSPS
VCC = VDRIVE = 5V
INTERNAL REFERENCE
TA = 25°C
fIN = 10kHz
±5V RANGE
SE MODE
Figure 31. THD vs. ±VDD/VSS Supply Voltage at 500 kSPS
Unlike other bipolar ADCs, the AD7323 does not have a
resistive analog input structure. On the AD7323, the bipolar
analog signal is sampled directly onto the sampling capacitor.
This gives the AD7323 high analog input impedance. An
approximation for the analog input impedance can be
calculated from the following formula:
Z = 1/(fS × CS)
where fS is the sampling frequency and CS is the sampling
capacitor value.
CS depends on the analog input range chosen (see the
Specifications section). When operating at 500 kSPS, the
analog input impedance is typically 145 kΩ for the ±10 V
range. As the sampling frequency is reduced, the analog input
impedance further increases. As the analog input impedance
increases, the current required to drive the analog input
therefore decreases.
相关PDF资料 |
PDF描述 |
|---|---|
| AD7324BRUZ-REEL | IC ADC 12BIT+SAR 4CHAN 16-TSSOP |
| AD7327BRUZ-REEL7 | IC ADC 12BIT+ SAR 8CHAN 20TSSOP |
| AD7328BRUZ-REEL | IC ADC 12BIT+SAR 8CHAN 20-TSSOP |
| AD7329BRUZ-REEL7 | IC ADC 12BIT+SAR 8CHAN 24-TSSOP |
| AD73311ARSZ | IC ANALOG FRONT END 20-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7324 | 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC |
| AD7324BRUZ | 功能描述:IC ADC 12BIT+ SAR 4CHAN 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7324BRUZ-REEL | 功能描述:IC ADC 12BIT+SAR 4CHAN 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7324BRUZ-REEL7 | 功能描述:IC ADC 12BIT+ SAR 4CHAN 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7327 | 制造商:AD 制造商全称:Analog Devices 功能描述:500 kSPS, 8-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC |
发布紧急采购，3分钟左右您将得到回复。