- 您现在的位置：买卖IC网 > PDF目录1980 > AD7323BRUZ-REEL7 (Analog Devices Inc)IC ADC 12BIT+ SAR 4CHAN 16TSSOP PDF资料下载
参数资料
| 型号： | AD7323BRUZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/37页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT+ SAR 4CHAN 16TSSOP |
| 标准包装： | 1,000 |
| 位数： | 12 |
| 采样率（每秒）： | 500k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 17mW |
| 电压电源： | 双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 4 个单端，单极；4 个单端，双极；2 个差分，单极；2 个差分，双极 |
| 配用： | EVAL-AD7323CBZ-ND - BOARD EVALUATION FOR AD7323CBZ |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
Data Sheet
AD7323
Rev. B | Page 9 of 36
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
DGND
DOUT
VDRIVE
VIN2
VIN3
VDD
VCC
SCLK
AD7323
TOP VIEW
(Not to Scale)
DIN
DGND
AGND
VIN0
VSS
REFIN/OUT
CS
VIN1
05400-
003
Figure 3. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
CS
Chip Select. Active low logic input. This input provides the dual function of initiating conversions on
the AD7323 and frames the serial data transfer.
2
DIN
Data Input. Data to be written to the on-chip registers is provided on this input and is clocked into the
register on the falling edge of SCLK (see the Registers section).
3, 15
DGND
Digital Ground. Ground reference point for all digital circuitry on the AD7323. The DGND and AGND
voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a
transient basis.
4
AGND
Analog Ground. Ground reference point for all analog circuitry on the AD7323. All analog input signals
and any external reference signal should be referred to this AGND voltage. The AGND and DGND
voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a
transient basis.
5
REFIN/OUT
Reference Input/Reference Output. The on-chip reference is available on this pin for use external to the
AD7323. The nominal internal reference voltage is 2.5 V, which appears at this pin. A 680 nF capacitor
should be placed on the reference pin (see the Reference section). Alternatively, the internal reference
can be disabled and an external reference applied to this input. On power-up, the external reference
mode is the default condition.
6
VSS
Negative Power Supply Voltage. This is the negative supply voltage for the analog input section.
7, 8, 9, 10
VIN0 to VIN3
Analog Input 0 to Analog Input 3. The analog inputs are multiplexed into the on-chip track-and-hold.
The analog input channel for conversion is selected by programming the ADD1 and ADD0 channel
address bits in the control register. The inputs can be configured as four single-ended inputs, two true
differential input pairs, two pseudo differential inputs, or three pseudo differential inputs (see Table 10).
The configuration of the analog inputs is selected by programming the mode bits, Mode 1 and Mode 0,
in the control register. The input range on each input channel is controlled by programming the range
register. Input ranges of ±10 V, ±5 V, ±2.5 V, and 0 V to +10 V can be selected on each analog input
channel when a 2.5 V reference voltage is used (see the Registers section).
11
VDD
Positive Power Supply Voltage. This is the positive supply voltage for the analog input section.
12
VCC
Analog Supply Voltage, 2.7 V to 5.25 V. This is the supply voltage for the ADC core on the AD7323.
This supply should be decoupled to AGND.
13
VDRIVE
Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface
operates. This pin should be decoupled to DGND. The voltage at this pin may be different from that at
VCC, but it should not exceed VCC by more than 0.3 V.
14
DOUT
Serial Data Output. The conversion output data is supplied to this pin as a serial data stream. The bits
are clocked out on the falling edge of the SCLK input, and 16 SCLKs are required to access the data.
The data stream consists of a leading zero, two channel identification bits, the sign bit, and 12 bits of
conversion data. The data is provided MSB first (see the Serial Interface section).
16
SCLK
Serial Clock, Logic Input. A serial clock input provides the SCLK used for accessing the data from the
AD7323. This clock is also used as the clock source for the conversion process.
相关PDF资料 |
PDF描述 |
|---|---|
| AD7324BRUZ-REEL | IC ADC 12BIT+SAR 4CHAN 16-TSSOP |
| AD7327BRUZ-REEL7 | IC ADC 12BIT+ SAR 8CHAN 20TSSOP |
| AD7328BRUZ-REEL | IC ADC 12BIT+SAR 8CHAN 20-TSSOP |
| AD7329BRUZ-REEL7 | IC ADC 12BIT+SAR 8CHAN 24-TSSOP |
| AD73311ARSZ | IC ANALOG FRONT END 20-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7324 | 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC |
| AD7324BRUZ | 功能描述:IC ADC 12BIT+ SAR 4CHAN 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7324BRUZ-REEL | 功能描述:IC ADC 12BIT+SAR 4CHAN 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7324BRUZ-REEL7 | 功能描述:IC ADC 12BIT+ SAR 4CHAN 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7327 | 制造商:AD 制造商全称:Analog Devices 功能描述:500 kSPS, 8-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC |
发布紧急采购，3分钟左右您将得到回复。