参数资料
型号: AD7323BRUZ-REEL7
厂商: Analog Devices Inc
文件页数: 27/37页
文件大小: 0K
描述: IC ADC 12BIT+ SAR 4CHAN 16TSSOP
标准包装: 1,000
位数: 12
采样率(每秒): 500k
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 17mW
电压电源: 双 ±
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 16-TSSOP
包装: 带卷 (TR)
输入数目和类型: 4 个单端,单极;4 个单端,双极;2 个差分,单极;2 个差分,双极
配用: EVAL-AD7323CBZ-ND - BOARD EVALUATION FOR AD7323CBZ
AD7323
Data Sheet
Rev. B | Page 32 of 36
SERIAL INTERFACE
Figure 51 shows the timing diagram for the serial interface of
the AD7323. The serial clock applied to the SCLK pin provides
the conversion clock and controls the transfer of information to
and from the AD7323 during a conversion.
The CS signal initiates the data transfer and the conversion
process. The falling edge of CS puts the track-and-hold into
hold mode and takes the bus out of three-state. Then the analog
input signal is sampled. When the conversion is initiated, it
requires 16 SCLK cycles to complete.
The track-and-hold goes back into track mode on the 14th SCLK
rising edge. On the 16th SCLK falling edge, the DOUT line returns
to three-state. If the rising edge of CS occurs before 16 SCLK
cycles have elapsed, the conversion is terminated, and the
DOUT line returns to three-state. Depending on where the CS
signal is brought high, the addressed register may be updated.
Data is clocked into the AD7323 on the SCLK falling edge. The
three MSBs on the DIN line are decoded to select which register
is being addressed. The control register is a 12-bit register. If the
control register is addressed by the three MSBs, the data on the
DIN line is loaded into the control on the 15th SCLK falling
edge. If the sequence register or the range register is addressed,
the data on the DIN line is loaded into the addressed register on
the 11th SCLK falling edge.
Conversion data is clocked out of the AD7323 on each SCLK
falling edge. Data on the DOUT line consists of a zero bit, two
channel identifier bits, a sign bit, and a 12-bit conversion result.
The channel identifier bits are used to indicate which channel
corresponds to the conversion result. The zero bit is clocked out
on the CS falling edge, and the ADD1 bit is clocked out on the
first SCLK falling edge.
ADD1
1
2
3
4
5
13
14
15
16
WRITE
REG
SEL1
REG
SEL2
LSB
MSB
ADD0
SIGN
DB11
DB10
DB2
DB1
DB0
t2
t6
t4
t9
t10
t3
t7
t5
t8
t1
tQUIET
tCONVERT
SCLK
CS
DOUT
THREE-
STATE
THREE-STATE
DIN
ZERO
2 IDENTIFICATION BITS
05400-
036
DON’T
CARE
Figure 51. Serial Interface Timing Diagram (Control Register Write)
相关PDF资料
PDF描述
AD7324BRUZ-REEL IC ADC 12BIT+SAR 4CHAN 16-TSSOP
AD7327BRUZ-REEL7 IC ADC 12BIT+ SAR 8CHAN 20TSSOP
AD7328BRUZ-REEL IC ADC 12BIT+SAR 8CHAN 20-TSSOP
AD7329BRUZ-REEL7 IC ADC 12BIT+SAR 8CHAN 24-TSSOP
AD73311ARSZ IC ANALOG FRONT END 20-SSOP
相关代理商/技术参数
参数描述
AD7324 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
AD7324BRUZ 功能描述:IC ADC 12BIT+ SAR 4CHAN 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
AD7324BRUZ-REEL 功能描述:IC ADC 12BIT+SAR 4CHAN 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7324BRUZ-REEL7 功能描述:IC ADC 12BIT+ SAR 4CHAN 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7327 制造商:AD 制造商全称:Analog Devices 功能描述:500 kSPS, 8-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC