- 您现在的位置：买卖IC网 > PDF目录373897 > AD73311LARU (ANALOG DEVICES INC) Low Cost, Low Power CMOS General Purpose Analog Front End PDF资料下载
参数资料
| 型号： | AD73311LARU |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 通信及网络 |
| 英文描述： | Low Cost, Low Power CMOS General Purpose Analog Front End |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PDSO20 |
| 封装： | TSSOP-20 |
| 文件页数： | 8/36页 |
| 文件大小： | 382K |
| 代理商： | AD73311LARU |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
REV. A
AD73311L
–8–
TERMINOLOGY
Absolute Gain
Absolute gain is a measure of converter gain for a known signal.
Absolute gain is measured (differentially) with a 1 kHz sine wave
at 0 dBm0 for the DAC and with a 1 kHz sine wave at 0 dBm0
for the ADC. The absolute gain speci
fi
cation is used for gain
tracking error speci
fi
cation.
Crosstalk
Crosstalk is due to coupling of signals from a given channel
to an adjacent channel. It is de
fi
ned as the ratio of the ampli-
tude of the coupled signal to the amplitude of the input signal.
Crosstalk is expressed in dB.
Gain Tracking Error
Gain tracking error measures changes in converter output for
different signal levels relative to an absolute signal level. The
absolute signal level is 0 dBm0 (equal to absolute gain) at 1 kHz
for the DAC and 0 dBm0 (equal to absolute gain) at 1 kHz for
the ADC. Gain tracking error at 0 dBm0 (ADC) and 0 dBm0
(DAC) is 0 dB by de
fi
nition.
Group Delay
Group delay is de
fi
ned as the derivative of radian phase with
respect to radian frequency, d
(f)/df. Group delay is a measure
of average delay of a system as a function of frequency. A linear
system with a constant group delay has a linear phase response.
The deviation of group delay from a constant indicates the degree
of nonlinear phase response of the system.
Idle Channel Noise
Idle channel noise is de
fi
ned as the total signal energy measured
at the output of the device when the input is grounded (measured
in the frequency range 300 Hz
–
3400 Hz).
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa and
fb, any active device with nonlinearities will create distortion
products at sum and difference frequencies of mfa
±
nfb where
m, n = 0, 1, 2, 3, etc. Intermodulation terms are those for which
neither m nor n are equal to zero. For
fi
nal testing, the second
order terms include (fa + fb) and (fa
–
fb), while the third order
terms include (2fa + fb), (2fa
–
fb), (fa + 2fb) and (fa
–
2fb).
Power Supply Rejection
Power supply rejection measures the susceptibility of a device to
noise on the power supply. Power supply rejection is measured
by modulating the power supply with a sine wave and measuring
the noise at the output (relative to 0 dB).
Sample Rate
The sample rate is the rate at which the ADC updates its out-
put register and the DAC updates its output from its input
register. It is
fi
xed relative to the DMCLK (= DMCLK/256)
and therefore may only be changed by changing the DMCLK.
SNR+THD
Signal-to-noise ratio plus harmonic distortion is de
fi
ned to be
the ratio of the rms value of the measured input signal to the
rms sum of all other spectral components in the frequency range
300 Hz
–
3400 Hz, including harmonics but excluding dc.
ABBREVIATIONS
ADC
ALB
BW
CRx
Analog-to-Digital Converter.
Analog Loop-Back.
Bandwidth.
A Control Register where
x
is a placeholder for an
alphabetic character (A
–
E). There are
fi
ve read/
write control registers on the AD73311L
—
desig-
nated CRA through CRE.
A bit position, where
n
is a placeholder for a
numeric character (0
–
7), within a control register;
where
x
is a placeholder for an alphabetic charac-
ter (A
–
E). Position 7 represents the MSB and
Position 0 represents the LSB.
Digital-to-Analog Converter.
Digital Loop-Back.
Device (Internal) Master Clock. This is the
internal master clock resulting from the external
master clock (MCLK) being divided by the on-chip
master clock divider.
Frame Sync Loop-Back
—
where the SDOFS of
the
fi
nal device in a cascade is connected to the
RFS and TFS of the DSP and the SDIFS of
fi
rst
device in the cascade. Data input and output
occur simultaneously. In the case of nonFSLB,
SDOFS and SDO are connected to the Rx Port
of the DSP while SDIFS and SDI are connected
to the Tx Port.
Programmable Gain Ampli
fi
er.
Switched Capacitor.
Signal-to-Noise Ratio.
Serial Port.
Total Harmonic Distortion.
Voice Bandwidth.
CRx:n
DAC
DLB
DMCLK
FSLB
PGA
SC
SNR
SPORT
THD
VBW
相关PDF资料 |
PDF描述 |
|---|---|
| AD73311AR | Low Cost, Low Power CMOS General Purpose Analog Front End |
| AD73311ARS | Low Cost, Low Power CMOS General Purpose Analog Front End |
| AD73311LAR | Low Cost, Low Power CMOS General Purpose Analog Front End |
| AD73311L | Low Cost, Low Power CMOS General Purpose Analog Front End Processor(低成本，低功耗的CMOS通用双模拟前端处理器) |
| AD73311 | Low Cost, Low Power CMOS General Purpose Analog Front End Processor(低成本、低功耗、CMOS通用模拟前端处理器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD73311LARU-REEL | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin TSSOP T/R |
| AD73311LARU-REEL7 | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin TSSOP T/R |
| AD73311LARUZ | 功能描述:IC PROCESSOR FRONT END LP 20SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD73311LARUZ-RL | 功能描述:IC PROCESSOR FRONT END LP 20SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD73311LARUZ-RL7 | 功能描述:IC PROCESSOR FRONT END LP 20SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。