- 您现在的位置：买卖IC网 > PDF目录10745 > AD73360ASUZ-REEL (Analog Devices Inc)IC ANALOG FRONT END 6CH 44-TQFP PDF资料下载
参数资料
| 型号： | AD73360ASUZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/35页 |
| 文件大小： | 0K |
| 描述： | IC ANALOG FRONT END 6CH 44-TQFP |
| 标准包装： | 1,500 |
| 位数： | 16 |
| 通道数： | 6 |
| 功率（瓦特）： | 80mW |
| 电压 - 电源，模拟： | 2.7 V ~ 3.3 V |
| 电压 - 电源，数字： | 2.7 V ~ 3.3 V |
| 封装/外壳： | 44-TQFP |
| 供应商设备封装： | 44-TQFP（10x10） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页
REV. A
AD73360
–25–
Figure 23 shows a comparison of SNR results achieved by vary-
ing either the Decimation Rate Setting or the DMCLK Rate
Settings.
SAMPLING FREQUENCY – kHz
8
SNR
–
dBs
71
REDUCED
DMCLK
DMCLK = MCLK
72
73
74
75
76
77
78
79
80
81
16
24
32
40
48
56
64
Figure 23. Comparison of DMCLK and Decimation Rate
Settings
Encoder Group Delay
The AD73360 implementation offers a very low level of group
delay, which is given by the following relationship:
Group Delay (Decimator) = Order
× ((M–1)/2) × Tdec
where:
Order is the order of the decimator (= 3),
M is the decimation factor (= 32) and
Tdec is the decimation sample interval (= 1/2.048e6)
=> Group Delay (Decimator) = 3
× (32–1)/2 × (1/2.048e6)
= 22.7
s
If final filtering is implemented in the DSP, the final filter’s
group delay must be taken into account when calculating overall
group delay.
DESIGN CONSIDERATIONS
Analog Inputs
The AD73360 features six signal conditioning inputs. Each
signal conditioning block allows the AD73360 to be used with
either a single-ended or differential signal. The applied signal
can also be inverted internally by the AD73360 if required. The
analog input signal to the AD73360 can be dc-coupled, pro-
vided that the dc bias level of the input signal is the same as the
internal reference level (REFOUT). Figure 24 shows the recom-
mended differential input circuit for the AD73360. The circuit
of Figure 24 implements first-order low-pass filters with a 3 dB
VIN
TO INPUT BIAS
CIRCUITRY
VINPx
VINNx
REFOUT
REFCAP
VOLTAGE
REFERENCE
0.047 F
100
0.1 F
Figure 24. Example Circuit for Differential Input
(DC Coupling)
point at 34 kHz; these are the only filters that must be imple-
mented external to the AD73360 to prevent aliasing of the
sampled signal. Since the ADC uses a highly oversampled ap-
proach that transfers the bulk of the antialiasing filtering into the
digital domain, the off-chip antialiasing filter need only be of a
low order. It is recommended that for optimum performance the
capacitors used for the antialiasing filter be of high quality di-
electric (NPO).
The AD73360’s on-chip 38 dB preamplifier can be enabled
when there is not enough gain in the input circuit; the preampli-
fier is configured by bits IGS0–2 of CRD. The total gain must
be configured to ensure that a full-scale input signal produces a
signal level at the input to the sigma-delta modulator of the
ADC that does not exceed the maximum input range.
The dc biasing of the analog input signal is accomplished with
an on-chip voltage reference. If the input signal is not biased at
the internal reference level (via REFOUT), then it must be
ac-coupled with external coupling capacitors. CIN should be
0.1
F or larger. The dc biasing of the input can then be accom-
plished using resistors to REFOUT as in Figure 25.
VIN
TO INPUT BIAS
CIRCUITRY
VINPx
VINNx
REFOUT
REFCAP
VOLTAGE
REFERENCE
0.047 F
100
CIN
10k
0.047 F
0.1 F
Figure 25. Example Circuit for Differential Input
(AC Coupling)
Figures 26 and 27 detail ac- and dc-coupled input circuits for
single-ended operation respectively.
VIN
VINPx
VINNx
REFOUT
REFCAP
VOLTAGE
REFERENCE
100
CIN
10k
0.047 F
0.1 F
Figure 26. Example Circuit for Single-Ended Input
(AC Coupling)
VIN
VINPx
VINNx
REFOUT
REFCAP
VOLTAGE
REFERENCE
100
0.047 F
0.1 F
Figure 27. Example Circuit for Single-Ended Input
(DC Coupling)
相关PDF资料 |
PDF描述 |
|---|---|
| AD73360LARZ-REEL7 | IC PROCESSOR FRONTEND 6CH 28SOIC |
| MAX965EUA+ | IC COMPARATOR R-R 8-UMAX |
| MAX966ESA+ | IC COMPARATOR R-R 8-SOIC |
| VE-JN4-MY-F1 | CONVERTER MOD DC/DC 48V 50W |
| MAX965ESA+ | IC COMPARATOR R-R 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD73360EZEVAL | 制造商:AD 功能描述:73360 ANALOG DEVICE S7L3A |
| AD73360EZ-EVAL | 制造商:AD 功能描述:73360 ANALOG DEVICE S7L3A |
| AD73360L | 制造商:AD 制造商全称:Analog Devices 功能描述:Six-Input Channel Analog Front End |
| AD73360LAR | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 3.3V 28-Pin SOIC W 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
| AD73360LAR-REEL | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 3.3V 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 6ADC 16BIT 3.3V/3.3V/3.3V 28SOIC W - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。