- 您现在的位置：买卖IC网 > PDF目录10745 > AD73360ASUZ-REEL (Analog Devices Inc)IC ANALOG FRONT END 6CH 44-TQFP PDF资料下载
参数资料
| 型号： | AD73360ASUZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/35页 |
| 文件大小： | 0K |
| 描述： | IC ANALOG FRONT END 6CH 44-TQFP |
| 标准包装： | 1,500 |
| 位数： | 16 |
| 通道数： | 6 |
| 功率（瓦特）： | 80mW |
| 电压 - 电源，模拟： | 2.7 V ~ 3.3 V |
| 电压 - 电源，数字： | 2.7 V ~ 3.3 V |
| 封装/外壳： | 44-TQFP |
| 供应商设备封装： | 44-TQFP（10x10） |
| 包装： | 带卷 (TR) |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页
REV. A
AD73360
–12–
Figure 7 shows the various stages of filtering that are employed
in a typical AD73360 application. In Figure 7a we see the trans-
fer function of the external analog antialias filter. Even though it
is a single RC pole, its cutoff frequency is sufficiently far away
from the initial sampling frequency (DMCLK/8) that it takes
care of any signals that could be aliased by the sampling fre-
quency. This also shows the major difference between the initial
oversampling rate and the bandwidth of interest. In Figure 7b,
the signal and noise-shaping responses of the sigma-delta modu-
lator are shown. The signal response provides further rejection
of any high frequency signals while the noise-shaping will push
the inherent quantization noise to an out-of-band position. The
detail of Figure 7c shows the response of the digital decima-
tion filter (Sinc-cubed response) with nulls every multiple of
DMCLK/256, which is the decimation filter update rate. The
final detail in Figure 7d shows the application of a final antialias
filter in the DSP engine. This has the advantage of being imple-
mented according to the user’s requirements and available
MIPS. The filtering in Figures 7a through 7c is implemented in
the AD73360.
FB = 4kHz
FSINIT = DMCLK/8
a. Analog Antialias Filter Transfer Function
FB = 4kHz
FSINIT = DMCLK/8
NOISE TRANSFER FUNCTION
SIGNAL TRANSFER FUNCTION
b. Analog Sigma-Delta Modulator Transfer Function
FB = 4kHz
FSINTER = DMCLK/256
c. Digital Decimator Transfer Function
FB = 4kHz
FSINTER = DMCLK/256
FSFINAL = 8kHz
d. Final Filter LPF (HPF) Transfer Function
Figure 7. DC Frequency Responses
Decimation Filter
The digital filter used in the AD73360 carries out two important
functions. Firstly, it removes the out-of-band quantization noise,
which is shaped by the analog modulator and secondly, it deci-
mates the high frequency bitstream to a lower rate 15-bit word.
The antialiasing decimation filter is a sinc-cubed digital filter
that reduces the sampling rate from DMCLK/8 to DMCLK/
256, and increases the resolution from a single bit to 15 bits. Its
Z transform is given as: [(1–Z–32)/(1–Z–1)]3. This ensures a mini-
mal group delay of 25
s.
ADC Coding
The ADC coding scheme is in twos complement format (see
Figure 8). The output words are formed by the decimation
filter, which grows the word length from the single-bit output of
the sigma-delta modulator to a 15-bit word, which is the final
output of the ADC block. In 16-bit Data Mode this value is left
shifted with the LSB being set to 0. For input values equal to or
greater than positive full scale, however, the output word is set
at 0x7FFF, which has the LSB set to 1. In mixed Control/Data
Mode, the resolution is fixed at 15 bits, with the MSB of the
16-bit transfer being used as a flag bit to indicate either control
or data in the frame.
VREF + (VREF
0.32875)
VREF
VREF – (VREF
0.32875)
10...00
00...00
01...11
ADC CODE DIFFERENTIAL
ANALOG
INPUT
VINN
VINP
VREF + (VREF
0.6575)
VREF – (VREF
0.6575)
10...00
00...00
01...11
ADC CODE SINGLE-ENDED
ANALOG
INPUT
VINP
VINN
Figure 8. ADC Transfer Function
Voltage Reference
The AD73360 reference, REFCAP, is a bandgap reference that
provides a low noise, temperature-compensated reference to the
ADC. A buffered version of the reference is also made available
on the REFOUT pin and can be used to bias other external
analog circuitry. The reference has a default nominal value of
1.25 V but can be set to a nominal value of 2.5 V by setting the
5VEN bit (CRC:7) of CRC. The 5 V mode is generally only
usable when VDD = 5 V.
The reference output (REFOUT) can be enabled for biasing
external circuitry by setting the RU bit (CRC:6) of CRC.
相关PDF资料 |
PDF描述 |
|---|---|
| AD73360LARZ-REEL7 | IC PROCESSOR FRONTEND 6CH 28SOIC |
| MAX965EUA+ | IC COMPARATOR R-R 8-UMAX |
| MAX966ESA+ | IC COMPARATOR R-R 8-SOIC |
| VE-JN4-MY-F1 | CONVERTER MOD DC/DC 48V 50W |
| MAX965ESA+ | IC COMPARATOR R-R 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD73360EZEVAL | 制造商:AD 功能描述:73360 ANALOG DEVICE S7L3A |
| AD73360EZ-EVAL | 制造商:AD 功能描述:73360 ANALOG DEVICE S7L3A |
| AD73360L | 制造商:AD 制造商全称:Analog Devices 功能描述:Six-Input Channel Analog Front End |
| AD73360LAR | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 3.3V 28-Pin SOIC W 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
| AD73360LAR-REEL | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 3.3V 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:AFE GEN PURPOSE 6ADC 16BIT 3.3V/3.3V/3.3V 28SOIC W - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。