- 您现在的位置：买卖IC网 > PDF目录10289 > AD7352BRUZ-RL (Analog Devices Inc)IC ADC DUAL 12BIT 3MSPS 16TSSOP PDF资料下载
参数资料
| 型号： | AD7352BRUZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/21页 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL 12BIT 3MSPS 16TSSOP |
| 设计资源： | DC-Coupled, Single-Ended-to-Differential Conversion Using AD8138 and AD7352 (CN0040) |
| 标准包装： | 2,500 |
| 位数： | 12 |
| 采样率（每秒）： | 3M |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 45mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 2 个差分，双极 |
AD7352
Rev. A | Page 15 of 20
MODES OF OPERATION
The mode of operation of the AD7352 is selected by controlling
the logic state of the CS signal during a conversion. There are
three possible modes of operation: normal mode, partial power-
down mode, and full power-down mode. After a conversion is
initiated, the point at which CS is pulled high determines which
power-down mode, if any, the device enters. Similarly, if already
in power-down mode, CS can control whether the device returns
to normal operation or remains in power-down mode.
These modes of operation are designed to provide flexible
power management options. These options can be chosen to
optimize the power dissipation/throughput rate ratio for the
differing application requirements.
NORMAL MODE
Normal mode is intended for applications needing the fastest
throughput rates because the user does not have to worry about
any power-up times because the AD7352 remains fully powered
at all times. Figure 24 shows the general diagram of the
operation of the AD7352 in normal mode.
SCLK
LEADING ZEROS + CONVERSION RESULT
CS
SDATAA
SDATAB
1
10
14
07
04
4-
0
18
Figure 24. Normal Mode Operation
The conversion is initiated on the falling edge of CS, as described
in the
section. To ensure that the part remains
fully powered up at all times,
CS must remain low until at least
10 SCLK falling edges have elapsed after the falling edge of CS.
If CS is brought high any time after the 10th SCLK falling edge,
but before the 14th SCLK falling edge, the part remains powered
up; however, the conversion is terminated and SDATA and
SDATAB go back into three-state. To complete the conversion
and access the conversion result for the AD7352, 14 serial clock
cycles are required. The SDATA lines do not return to three-
state after 14 SCLK cycles have elapsed but instead do so when
A
CS is brought high again. If CS is left low for another two SCLK
cycles, two trailing zeros are clocked out after the data. If CS is
left low for a further 14 SCLK cycles, the result for the other
ADC on board is also accessed on the same SDATA line (see
and the
section).
Once 32 SCLK cycles have elapsed, the SDATA line returns to
three-state on the 32nd SCLK falling edge. If CS is brought high
prior to this, the SDATA line returns to three-state at that point.
Thus, CS may idle low after 32 SCLK cycles until it is brought
high again sometime prior to the next conversion. The bus still
returns to three-state upon completion of the dual result read.
When a data transfer is complete and SDATAA and SDATAB
have returned to three-state, another conversion can be initiated
after the quiet time, tQUIET, has elapsed by bringing CS low again
(assuming the required acquisition time has been allowed).
PARTIAL POWER-DOWN MODE
Partial power-down mode is intended for use in applications in
which slower throughput rates are required. Either the ADC
is powered down between each conversion or a series of conver-
sions can be performed at a high throughput rate, and the ADC
is then powered between these bursts of several conversions. It
is recommended that the AD7352 not remain in partial power-
down mode for longer than 100 μs. When the AD7352 is in
partial power-down, all analog circuitry is powered down
except for the on-chip reference and reference buffers.
To enter partial power-down mode, the conversion process
must be interrupted by bringing CS high any time after the
second falling edge of SCLK and before the 10th falling edge of
SCLK, as shown in
. When
CS has been brought high
in this window of SCLKs, the part enters partial power-down,
the conversion that was initiated by the falling edge of CS is
terminated, and SDATAA and SDATAB go back into three-state.
If CS is brought high before the second SCLK falling edge, the
part remains in normal mode and does not power down. This
avoids accidental power-down due to glitches on the CS line.
SCLK
THREE-STATE
CS
SDATAA
SDATAB
11
10
4
2
07
04
4-
0
19
Figure 25. Entering Partial Power-Down Mode
To exit this mode of operation and power up the AD7352 again,
perform a dummy conversion. The device begins to power up
on the falling edge of CS and continues to power up as long as
CS is held low until after the falling edge of the 10th SCLK. The
device is fully powered up after approximately 333 ns have
elapsed (or one full conversion), and valid data results from
the next conversion, as shown in
. If
CS is brought
high before the second falling edge of SCLK, the AD7352 again
goes into partial power-down. This avoids accidental power-up
due to glitches on the CS line. Although the device may begin to
power up on the falling edge of CS, it powers down again on the
rising edge of CS. If the AD7352 is already in partial power-down
mode and CS is brought high between the second and 10th
falling edges of SCLK, the device enters full power-down mode.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC1407HMSE#TRPBF | IC ADC 12BIT 3MSPS 10-MSOP |
| LTC1854CG#PBF | IC ADC 12BIT 8CH 100KSPS 28SSOP |
| D38999/26MC4AA | CONN HSG PLUG 4POS STRGHT PINS |
| MS27468T13F4P | CONN RCPT 4POS JAM NUT W/PINS |
| MS27467T25F24SLC | CONN HSG PLUG 24POS STRGHT SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7352YRUZ | 功能描述:IC ADC DUAL 12BIT 3MSPS 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7352YRUZ-500RL7 | 功能描述:IC ADC DUAL 12BIT 3MSPS 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7352YRUZ-RL | 功能描述:IC ADC DUAL 12BIT 3MSPS 16TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7356 | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input,Dual,Simultaneous Sampling, 4.25 MSPS, 14-Bit, SAR ADC |
| AD7356_08 | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 5 MSPS, 12-Bit, SAR ADC |
发布紧急采购，3分钟左右您将得到回复。