- 您现在的位置：买卖IC网 > PDF目录10546 > AD7440BRMZ (Analog Devices Inc)IC ADC 10BIT DIFF IN 1MSPS 8MSOP PDF资料下载
参数资料
| 型号： | AD7440BRMZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/29页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT DIFF IN 1MSPS 8MSOP |
| 标准包装： | 50 |
| 位数： | 10 |
| 采样率（每秒）： | 1M |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 9.25mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 8-MSOP |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，单极 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
AD7440/AD7450A
Rev. C | Page 9 of 28
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
03051-A
-005
VREF
VIN+
VIN–
GND
8
7
6
5
VDD 1
SCLK
2
SDATA
3
CS
4
AD7440/
AD7450A
TOP VIEW
(Not to Scale)
Figure 5. Pin Configuration for 8-Lead SOT-23
03051-A
-006
VDD
SCLK
SDATA
CS
8
7
6
5
VREF 1
VIN+ 2
VIN– 3
GND 4
AD7440/
AD7450A
TOP VIEW
(Not to Scale)
Figure 6. Pin Configuration for 8-Lead MSOP
Table 5. Pin Function Descriptions
Mnemonic
Function
VREF
Reference Input for the AD7440/AD7450A. An external reference must be applied to this input. For a 5 V power supply, the
reference is 2.5 V (±1%) for specified performance. For a 3 V power supply, the reference is 2 V (±1%) for specified
performance. This pin should be decoupled to GND with a capacitor of at least 0.1 μF. See the Reference section for more
details.
VIN+
Positive Terminal for Differential Analog Input.
VIN–
Negative Terminal for Differential Analog Input.
GND
Analog Ground. Ground reference point for all circuitry on the AD7440/AD7450A. All analog input signals and any external
reference signal should be referred to this GND voltage.
CS
Chip Select. Active low logic input. This input provides the dual function of initiating a conversion on the AD7440/AD7450A
and framing the serial data transfer.
SDATA
Serial Data. Logic output. The conversion result from the AD7440/AD7450A is provided on this output as a serial data stream.
The bits are clocked out on the falling edge of the SCLK input. The data stream of the AD7450A consists of four leading zeros
followed by the 12 bits of conversion data, which are provided MSB first; the data stream of the AD7440 consists of four
leading zeros, followed by the 10 bits of conversion data, followed by two trailing zeros. In both cases, the output coding is
twos complement.
SCLK
Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as the
clock source for the conversion process.
VDD
Power Supply Input. VDD is 3 V (+20%/–10%) or 5 V (±5%). This supply should be decoupled to GND with a 0.1 μF capacitor and
a 10 μF tantalum capacitor in parallel.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B53-MX-F1 | CONVERTER MOD DC/DC 24V 75W |
| PT01A-10-6S | CONN RCPT 6 POS CBL MNT W/SCKT |
| VE-B53-MW | CONVERTER MOD DC/DC 24V 100W |
| VI-JTZ-MX-F2 | CONVERTER MOD DC/DC 2V 30W |
| VE-B4V-MX-F4 | CONVERTER MOD DC/DC 5.8V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7440BRMZ2 | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, 1 MSPS ADCs in an 8-Lead SOT-23 |
| AD7440BRT | 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, 1 MSPS ADCs in an 8-Lead SOT-23 |
| AD7440BRTR2 | 制造商:AD 功能描述:New |
| AD7440BRT-R2 | 制造商:Analog Devices 功能描述: |
| AD7440BRT-REEL7 | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。