- 您现在的位置：买卖IC网 > PDF目录373901 > AD7477AAKSZ-REEL (ANALOG DEVICES INC) Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Square Flange Receptacle; Body Style:Straight PDF资料下载
参数资料
| 型号： | AD7477AAKSZ-REEL |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | ADC |
| 英文描述： | Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Square Flange Receptacle; Body Style:Straight |
| 中文描述： | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO6 |
| 封装： | ROHS COMPLIANT, MO-203AB, SC-70, 6 PIN |
| 文件页数： | 17/24页 |
| 文件大小： | 580K |
| 代理商： | AD7477AAKSZ-REEL |
REV. C
AD7476A/AD7477A/AD7478A
–17–
SCLK frequency one dummy cycle is sufficient to power up the
device and acquire V
IN
, it does not necessarily mean that a full
dummy cycle of 16 SCLKs must always elapse to power up the
device and acquire V
IN
fully; 1
μ
s will be sufficient to power up
the device and acquire the input signal. If, for example, a
5 MHz SCLK frequency was applied to the ADC, the cycle
time would be 3.2
μ
s. In one dummy cycle, 3.2
μ
s, the part
would be powered up and V
IN
acquired fully. However, after 1
μ
s
with a 5 MHz SCLK, only five SCLK cycles would have elapsed.
At this stage, the ADC would be fully powered up and the sig-
nal acquired. In this case, the
CS
can be brought high after the
10th SCLK falling edge and brought low again after a time,
t
QUIET
, to initiate the conversion.
When power supplies are first applied to the AD7476A/AD7477A/
AD7478A, the ADC may power up in either the power-down or
normal mode. Because of this, it is best to allow a dummy cycle
to elapse to ensure that the part is fully powered up before attempt-
ing a valid conversion. Likewise, if it is intended to keep the part
in the power-down mode while not in use and the user wishes
the part to power up in power-down mode, the dummy cycle
may be used to ensure that the device is in power-down by
executing a cycle such as that shown in Figure 10. Once supplies
are applied to the AD7476A/AD7477A/AD7478A, the power-up
time is the same as that when powering up from the power-
down mode. It takes approximately 1
μ
s to power up fully if the
part powers up in normal mode. It is not necessary to wait 1
μ
s
before executing a dummy cycle to ensure the desired mode of
operation. Instead, the dummy cycle can occur directly after
power is supplied to the ADC. If the first valid conversion is
performed directly after the dummy conversion, care must be
taken to ensure that an adequate acquisition time has been
allowed. As mentioned earlier, when powering up from the
power-down mode, the part will return to track upon the first
SCLK edge applied after the falling edge of
CS
. However,
when the ADC powers up initially after supplies are applied,
the track-and-hold will already be in track. This means, assum-
ing one has the facility to monitor the ADC supply
current, if
the ADC powers up in the desired mode of operation and thus
a dummy cycle is not required to change the mode, a dummy
cycle is not required to place the track-and-hold into track.
POWER VS. THROUGHPUT RATE
By using the power-down mode on the AD7476A/AD7477A/
AD7478A when not converting, the average power consumption
of the ADC decreases at lower throughput rates. Figure 12 shows
how as the throughput rate is reduced, the device remains in its
power-down state longer and the average power consumption over
time drops accordingly.
For example, if the AD7476A/AD7477A/AD7478A are oper-
ated in a continuous sampling mode with a throughput rate of
100 kSPS and an SCLK of 20 MHz (V
DD
= 5 V) and the devices
are placed in the power-down mode between conversions, the
power consumption is calculated as follows. The power dissipation
during normal operation is 17.5 mW (V
DD
= 5 V). If the power-up
time is one dummy cycle, i.e., 1
μ
s, and the remaining conversion
VALID DATA
SDATA
SCLK
CS
1
10
12
14
16
AD7476A/AD7477A/AD7478A
Figure 9. Normal Mode Operation
THREE-STATE
SDATA
SCLK
CS
1
10
12
14
16
2
Figure 10. Entering Power-Down Mode
INVALID DATA
SDATA
SCLK
CS
1
10
12
14
16
A
1
16
VALID DATA
THE PART IS FULLY
POWERED UP WITH
V
IN
FULLY ACQUIRED
THE PART
BEGINS TO
POWER UP
Figure 11. Exiting Power-Down Mode
相关PDF资料 |
PDF描述 |
|---|---|
| AD7478AAKSZ-REEL | Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:3; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Square Flange Receptacle; Body Style:Straight |
| AD7477AAKSZ-REEL7 | GT 12C 6#12 6#16 PIN RECP WALL |
| AD7478AAKSZ-REEL7 | GT 12C 6#12 6#16 SKT RECP WALL |
| AD7476AYKSZ-REEL7 | 2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70 |
| AD7476SRTZ-R2 | PTSE 11C 11#16 STR PLUG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7477AAKSZ-REEL3 | 制造商:AD 制造商全称:Analog Devices 功能描述:2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70 |
| AD7477AAKSZ-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 10-bit Serial 6-Pin SC-70 T/R |
| AD7477AAKSZ-REEL73 | 制造商:AD 制造商全称:Analog Devices 功能描述:2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70 |
| AD7477AARM | 制造商:Rochester Electronics LLC 功能描述:10-BIT LOW POWER ADC IN USOIC PKG I.C - Bulk 制造商:Analog Devices 功能描述:IC 10BIT ADC SMD 7477 MSOP8 |
| AD7477AARM-REEL | 制造商:Analog Devices 功能描述:ADC SGL SAR 1MSPS 10-BIT SERL 8MSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:10-BIT LOW POWER ADC IN USOIC PKG I.C - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。