参数资料
型号: AD7623ASTZRL
厂商: Analog Devices Inc
文件页数: 14/28页
文件大小: 0K
描述: IC ADC 16BIT 1.33MSPS DFF 48LQFP
标准包装: 2,000
系列: PulSAR®
位数: 16
采样率(每秒): 1.33M
数据接口: 串行,并联
转换器数目: 1
功率耗散(最大): 55mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-LQFP(7x7)
包装: 带卷 (TR)
输入数目和类型: 1 个差分,双极
配用: EVAL-AD7623CBZ-ND - BOARD EVALUATION FOR AD7623
AD7623
Rev. 0 | Page 21 of 28
INTERFACES
DIGITAL INTERFACE
The AD7623 has a versatile digital interface that can be set up
as either a serial or parallel interface with the host system. The
serial interface is multiplexed on the parallel data bus. The
AD7623 digital interface also accommodates 2.5 V, 3.3 V, or 5 V
logic with either OVDD at 2.5 V or 3.3 V. OVDD defines the
logic high output voltage. In most applications, the OVDD
supply pin of the AD7623 is connected to the host system
interface 2.5 V or 3.3 V digital supply. Finally, by using the
OB/2C input pin, both twos complement or straight binary
coding can be used.
The two signals, CS and RD, control the interface. When at least
one of these signals is high, the interface outputs are in high
impedance. Usually, CS allows the selection of each AD7623 in
multicircuit applications and is held low in a single AD7623
design. RD is generally used to enable the conversion result on
the data bus.
RESET
The RESET input is used to reset the AD7623 and generate a
fast initialization. A rising edge on RESET aborts the current
conversion (if any) and tristates the data bus. The falling edge of
RESET clears the data bus and engages the initialization process
indicated by pulsing BUSY high. Conversions can take place
after the falling edge of BUSY. Refer to Figure 32 for the RESET
timing details.
05574-032
RESET
DATA
BUSY
CNVST
t38
t39
t8
t9
Figure 32. RESET Timing
PARALLEL INTERFACE
The AD7623 is configured to use the parallel interface when
SER/PAR is held low.
Master Parallel Interface
Data can be continuously read by tying CS and RD low, thus
requiring minimal microprocessor connections. However, in
this mode, the data bus is always driven and cannot be used in
shared bus applications (unless the device is held in RESET).
Figure 33 details the timing for this mode.
05574-
033
t1
BUSY
DATA
BUS
PREVIOUS CONVERSION DATA
NEW DATA
CNVST
CS = RD = 0
t10
t4
t11
t3
Figure 33. Master Parallel Data Timing for Reading (Continuous Read)
Slave Parallel Interface
In slave parallel reading mode, the data can be read either after
each conversion, which is during the next acquisition phase, or
during the following conversion, as shown in Figure 34 and
Figure 35, respectively. When the data is read during the
conversion, it is recommended that it is read-only during the
first half of the conversion phase. This avoids any potential
feedthrough between voltage transients on the digital interface
and the most critical analog conversion circuitry.
05574-034
CURRENT
CONVERSION
t13
t12
BUSY
DATA
BUS
RD
CS
Figure 34. Slave Parallel Data Timing for Reading (Read After Convert)
相关PDF资料
PDF描述
AD7703BRZ-REEL IC ADC 20BIT LC2MOS MONO 20SOIC
MS27467T17B26SC CONN PLUG 26POS STRAIGHT W/SCKT
AD7703BR-REEL IC ADC 20BIT LC2MOS MONO 20-SOIC
MS27467T17B26SB CONN PLUG 26POS STRAIGHT W/SCKT
AD8392AAREZ-R7 IC LINE DRVR ADSL/ADSL 28-TSSOP
相关代理商/技术参数
参数描述
AD7623BD 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Data Acquisition
AD7625 制造商:AD 制造商全称:Analog Devices 功能描述:16-Bit, 6MSPS PulSAR Differential ADC
AD7625BCPZ 功能描述:IC ADC 16BIT 6MSPS SAR 32LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
AD7625BCPZRL7 功能描述:IC ADC 16BIT 6MSPS SAR 32LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD7626 制造商:AD 制造商全称:Analog Devices 功能描述:16-Bit, 10 MSPS, PulSAR Differential ADC