参数资料
型号: AD7634BCPZ
厂商: Analog Devices Inc
文件页数: 2/32页
文件大小: 0K
描述: IC ADC 18BIT BIPO PROGR 48-LFCSP
标准包装: 1
系列: PulSAR®
位数: 18
采样率(每秒): 670k
数据接口: 串行,并联
转换器数目: 1
功率耗散(最大): 225mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘,CSP
供应商设备封装: 48-LFCSP-VQ(7x7)
包装: 托盘
输入数目和类型: 1 个差分,单极;1 个差分,双极
AD7634
Data Sheet
Rev. B | Page 10 of 32
Pin No.
Mnemonic
Type1
Description
22
D11 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 11 of the parallel port data output bus.
SDCLK
When MODE[1:0] = 3, Serial Data Clock. In all serial modes, this pin is used as the serial data clock input
or output, dependent on the logic state of the EXT/INT pin. The active edge where the data SDOUT is
updated depends on the logic state of the INVSCLK pin.
23
D12 or
DO
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 12 of the parallel port data output bus.
SYNC
When MODE[1:0] = 3, Serial Data Frame Synchronization. In serial master mode (MODE[1:0] = 3,
EXT/INT= low), this output is used as a digital output frame synchronization for use with the internal
data clock.
When a read sequence is initiated and INVSYNC = low, SYNC is driven high and remains high while the
SDOUT output is valid.
When a read sequence is initiated and INVSYNC = high, SYNC is driven low and remains low while the
SDOUT output is valid.
24
D13 or
DO
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 13 of the parallel port data output bus.
RDERROR
When MODE[1:0] = 3, Serial Data Read Error. In serial slave mode (MODE[1:0] = 3, EXT/INT = high), this
output is used as an incomplete data read error flag. If a data read is started and not completed when
the current conversion is completed, the current data is lost and RDERROR is pulsed high.
25
D14 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 14 of the parallel port data output bus.
HW/SW
When MODE[1:0] = 3, Serial Configuration Hardware/Software Select. In serial mode, this input is used
to configure the AD7634 by hardware or software. See the Hardware Configuration section and
When HW/SW = low, the AD7634 is configured through software using the serial configuration register.
When HW/SW = high, the AD7634 is configured through dedicated hardware input pins.
26
D15 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 15 of the parallel port data output bus.
SCIN
When MODE[1:0] = 3, Serial Configuration Data Input. In serial software configuration mode (HW/SW =
low), this input is used to serially write in, MSB first, the configuration data into the serial configuration
register. The data on this input is latched with SCCLK. See the Software Configuration section.
27
D16 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 16 of the parallel port data output bus.
SCCLK
When MODE[1:0] = 3, Serial Configuration Clock. In serial software configuration mode (HW/SW = low),
this input is used to clock in the data on SCIN. The active edge where the data SCIN is updated
depends on the logic state of the INVSCLK pin. See the Software Configuration section.
28
D17 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 17 of the parallel port data output bus.
SCCS
When MODE[1:0] = 3, Serial Configuration Chip Select. In serial software configuration mode
(HW/SW = low), this input enables the serial configuration port. See the Software Configuration section.
29
BUSY
DO
Busy Output. Transitions high when a conversion is started and remains high until the conversion
is completed and the data is latched into the on-chip shift register. The falling edge of BUSY can be
used as a data-ready clock signal. Note that in master read after convert mode (MODE[1:0] = 3,
EXT/INT = low, RDC = low), the busy time changes according to Table 4.
30
TEN
Input Range Select. Used in conjunction with BIPOLAR per the following:
Input Range
BIPOLAR
TEN
0 V to 5 V
Low
0 V to 10 V
Low
High
±5 V
High
Low
±10 V
High
31
RD
DI
Read Data. When CS and RD are both low, the interface parallel or serial output bus is enabled.
32
CS
DI
Chip Select. When CS and RD are both low, the interface parallel or serial output bus is enabled. CS is
also used to gate the external clock in slave serial mode (not used for serial configurable port).
33
RESET
DI
Reset Input. When high, reset the AD7634. Current conversion, if any, is aborted. The falling edge of
RESET resets the data outputs to all zeros (with OB/2C = high) and clears the configuration register. See
the Digital Interface section. If not used, this pin can be tied to OGND.
34
PD
Power-Down Input. When PD = high, power down the ADC. Power consumption is reduced and
conversions are inhibited after the current one is completed. The digital interface remains active
during power down.
35
CNVST
DI
Conversion Start. A falling edge on CNVST puts the internal sample-and-hold into the hold state and
initiates a conversion.
相关PDF资料
PDF描述
AD7641BSTZRL IC ADC 18BIT 2MSPS SAR 48-LQFP
AD7643BCPZ IC ADC 18BIT DIFF W/REF 48LFCSP
AD7650ACPZ IC ADC 16BIT CMOS 5V 48LFCSP
AD7651ACPZ IC ADC 16BIT UNIPOLAR 48LFCSP
AD7652ASTZ IC ADC 16BIT 500KSPS REF 48LQFP
相关代理商/技术参数
参数描述
AD7634BCPZRL 功能描述:IC ADC 18BIT DIFF BIPO 48-LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD7634BSTZ 功能描述:IC ADC 18BIT DIFF BIPO 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD7634BSTZRL 功能描述:IC ADC 18BIT DIFF BIPO 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD7641 制造商:AD 制造商全称:Analog Devices 功能描述:16-Bit, 750 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
AD7641ACP 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LFCSP - Trays