- 您现在的位置：买卖IC网 > PDF目录10669 > AD7699BCPZ (Analog Devices Inc)IC ADC 8CH 16BIT 500KSPS 20LFCSP PDF资料下载
参数资料
| 型号： | AD7699BCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 8CH 16BIT 500KSPS 20LFCSP |
| 标准包装： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 500k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 32mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 20-LFCSP-VQ |
| 包装： | 托盘 |
| 输入数目和类型： | 8 个单端，单极；4 个差分，单极；4 个差分，双极；4 个伪差分，双极 |
| 产品目录页面： | 778 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Data Sheet
AD7699
Rev.
| Page 25 of 28
READ/WRITE SPANNING CONVERSION WITH A
BUSY INDICATOR
This mode is used when the AD7699 is connected to any host
using an SPI, serial port, or FPGA with an interrupt input. The
connection diagram is shown in Figure 39, and the
corresponding timing is given in Figure 40. For SPI, the host
should use CPHA = CPOL = 1. Reading/writing spanning
conversion is shown, which covers all three modes detailed in
the Digital Interface section.
A rising edge on CNV initiates a conversion, forces SDO to
high impedance, and ignores data present on DIN. After a
conversion is initiated, it continues until completion irrespec-
tive of the state of CNV. CNV must be returned low before the
safe data transfer time, tDATA, and then held low beyond the
conversion time, tCONV, to generate the busy signal indicator.
When the conversion is complete, SDO transitions from high
impedance to low with a pull-up to VIO, which can be used to
interrupt the host to begin data transfer.
After the conversion is complete, the AD7699 enters the
acquisition phase and power-down. The host must enable the
MSB of CFG at this time (if necessary) to begin the CFG
update. While CNV is low, both a CFG update and a data
readback take place. The first 14 SCK rising edges are used to
update the CFG register, and the first 16 SCK falling edges clock
out the conversion results starting with the MSB. The restriction
for both configuring and reading is that they both occur before
the tDATA time elapses for the next conversion. All 14 bits of
CFG[13:0] must be written or they are ignored. Also, if the 16-bit
conversion result is not read back before tDATA elapses, it is lost.
The SDO data is valid on both SCK edges. Although the rising
edge can be used to capture the data, a digital host using the
SCK falling edge allows a faster reading rate, provided it has an
acceptable hold time. After the optional 17th SCK falling edge,
SDO returns to high impedance. Note that, if the optional SCK
falling edge is not used, the busy feature cannot be detected if
the LSB for the conversion is low.
If CFG readback is enabled, the CFG register associated with
the conversion result (n 1) is read back MSB first following
the LSB of the conversion result. A total of 31 SCK falling edges
is required to return SDO to high impedance if this is enabled.
AD7699
MISO
MOSI
SCK
SS
SDO
VIO
FOR SPI USE CPHA = 1, CPOL = 1.
SCK
CNV
DIN
DIGITAL HOST
IRQ
0
73
54
-03
7
Figure 39. Connection Diagram for the AD7699 with a Busy Indicator
SCK
ACQUISITION (n)
ACQUISITION
(n + 1)
CNV
DIN
SDO
MSB
– 1
1
2
BEGIN DATA (n – 1)
BEIGN CFG (n + 1)
CFG
MSB
LSB
+ 1
LSB
15
SEE NOTE
NOTES
1. THE LSB IS FOR CONVERSION RESULTS OR THE CONFIGURATION REGISTER CFG (n – 1) IF.
16 SCK FALLING EDGES = LSB OF CONVERSION RESULTS.
30 SCK FALLING EDGES = LSB OF CONFIGURATION REGISTER.
ON THE 17TH OR 31st SCK FALLING EDGE, SDO IS DRIVEN TO HIGH IMPENDANCE.
OTHERWISE, THE LSB REMAINS ACTIVE UNTIL THE BUSY INDICATOR IS DRIVEN LOW.
16
17/
31
17/
31
CONVERSION (n)
CONVERSION
(n – 1)
(QUIET
TIME)
END DATA (n – 2)
END DATA (n – 1)
END CFG (n + 1)
END CFG (n)
X
XX
X
tDATA
UPDATE (n + 1)
CFG/SDO
LSB
+ 1
LSB
CONVERSION (n – 1)
(QUIET
TIME)
UPDATE (n)
CFG/SDO
tCYC
tACQ
tHDIN
tHSDO
tDSDO
tSDIN
tDATA
tCONV
tCNVH
tDIS
tEN
CFG
MSB –1
07
35
4-
03
8
tSCK
tSCKH
tSCKL
Figure 40. Serial Interface Timing for the AD7699 with a Busy Indicator
B
相关PDF资料 |
PDF描述 |
|---|---|
| ISL55141IRZ-T | IC COMP CMOS HS 18V 16-QFN |
| ISL55141IVZ-T | IC COMP CMOS HS 18V 14-TSSOP |
| LTC2444IUHF#PBF | IC ADC 24BIT HI SPEED 38QFN |
| LTC2445IUHF#PBF | IC ADC 24BIT HI SPEED 38QFN |
| VE-J7R-MY-F3 | CONVERTER MOD DC/DC 7.5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7699BCPZRL7 | 功能描述:IC ADC 8CH 16BIT 500KSPS 20LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7701 | 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS 16-Bit A/D Converter |
| AD7701AN | 功能描述:IC ADC 16BIT LC2MOS 20-DIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7701ANZ | 功能描述:IC ADC 16BIT LC2MOS 20-DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| AD7701AQ | 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS 16-Bit A/D Converter |
发布紧急采购，3分钟左右您将得到回复。