参数资料
型号: AD7708BRU
厂商: Analog Devices Inc
文件页数: 11/44页
文件大小: 0K
描述: IC ADC 16BIT R-R 8/10CH 28-TSSOP
标准包装: 50
位数: 16
采样率(每秒): 1.37k
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 3.84mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 28-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 28-TSSOP
包装: 管件
输入数目和类型: 4 个差分,单极;4 个差分,双极;8 个伪差分,单极;8 个伪差分,双极
配用: EVAL-AD7708EBZ-ND - BOARD EVAL FOR AD7708
REV. 0
AD7708/AD7718
–19–
SIGNAL CHAIN OVERVIEW CHOP DISABLED
(
CHOP = 1)
With
CHOP =1 chopping is disabled. With chopping disabled
the available output rates vary from 16.06 Hz (62.26 ms) to
1365.33 Hz (0.73 ms). The range of applicable SF words is from
3 to 255. When switching between channels with chop disabled,
the channel throughput is increased by a factor of two over the
case where chop is enabled. When used in multiplexed applica-
tions operation with chop disabled will offer the best throughput
time when cycling through all channels. The drawback with
chop disabled is that the drift performance is degraded and
calibration is required following a gain change or significant
temperature change. A block diagram of the ADC input
channel with chop disabled is shown in Figure 10. The
signal chain includes a mux, buffer, PGA, sigma-delta modu-
lator, and digital filter. The modulator bit stream is applied to
a Sinc
3 filter. The programming of the Sinc3 decimation
factor is restricted to an 8-bit register SF, the actual decima-
tion factor is the register value times 8. The decimated output
rate from the Sinc
3 filter (and the ADC conversion rate) will there-
fore be:
f
SF
ADC
MOD
=
×
8
where
fADC is the ADC conversion rate,
SF is the decimal equivalent of the word loaded to the filter
register, valid range is from 3 to 255,
fMOD is the modulator sampling rate of 32.768 kHz.
The settling time to a step input is governed by the digital filter.
A synchronized step change will require a settling time of three
times the programmed update rate, a channel change can be
treated as a synchronized step change. An unsynchronized step
change will require four outputs to reflect the new analog input
at its output.
t
f
t
SETTLE
ADC
== ×
3
The allowable range for SF is 3 to 255 with a default of 69
(45H). The corresponding conversion rates, conversion times,
and settling times are shown in Table VI. Note that the conver-
sion time increases by 0.245 ms for each increment in SF.
Table VI. ADC Conversion and Settling Times for Various
SF Words with
CHOP = 1
SF
Data Update Rate
Settling Time
Word
fADC (Hz)
tSETTLE (ms)
03
1365.33
2.20
68
60.2
49.8
69 (Default)
59.36
50.54
75
54.6
54.93
82
49.95
60
151
27.13
110.6
255
16.06
186.76
The frequency response of the digital filter H (f) is as follows:
1
8
3
SF
f f
ff
MOD
×
×× ×
×
sin(
/
)
sin(
/
)
π
where
fMOD = 32,768 Hz,
SF = value programmed into SF SFR.
The following shows plots of the filter frequency response using
different SF words for output data rates of 16 Hz to 1.36 kHz.
There are sinc
3 notches at integer multiples of the update rate.
The 3 dB frequency for all values of SF obeys the following
equation:
f (3 dB) = 0.262
× fADC
The following plots show frequency response of the AD7708/
AD7718 digital filter for various filter words. The AD7708/
AD7718 are targeted at multiplexed applications. One of the
key requirements in these applications is to optimize the SF
word to obtain the maximum filter rejection at 50 Hz and 60 Hz
while minimizing the channel throughput rate. Figure 12 shows
the AD7708/AD7718 optimized throughput while maximizing
50 Hz and 60 Hz rejection. This is achieved with an SF word of
75. In Figure 13, by using a higher SF word of 151, 50 Hz and
60 Hz rejection can be maximized at 60 dB with a channel
throughput rate of 110 ms. An SF word of 255 gives maximum
rejection at both 50 Hz and 60 Hz but the channel throughput
rate is restricted to 186 ms as shown in Figure 14.
SINC3 FILTER
MUX
BUF
PGA
-
MOD0
ANALOG
INPUT
DIGITAL
OUTPUT
f
IN
f
MOD
f
ADC
Figure 10. ADC Channel Block Diagram with CHOP Disabled
相关PDF资料
PDF描述
MS3106F20-29PW CONN PLUG 17POS STRAIGHT W/PINS
MS3106F20-29P CONN PLUG 17POS STRAIGHT W/PINS
MS3106E20-29P CONN PLUG 17POS STRAIGHT W/PINS
MS27656E11F4P CONN RCPT 4POS WALL MNT W/PINS
MS27467T15F5PC CONN PLUG 5POS STRAIGHT W/PINS
相关代理商/技术参数
参数描述
AD7708BRU-REEL 功能描述:IC ADC 16BIT R-R 8/10CH 28-TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7708BRU-REEL7 功能描述:IC ADC 16BIT R-R 8/10CH 28-TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7708BRUZ 功能描述:IC ADC 16BIT R-R 8/10CH 28-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率(每秒):1M 数据接口:串行,SPI? 转换器数目:1 功率耗散(最大):- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘(4x4) 包装:Digi-Reel® 输入数目和类型:8 个单端,单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6
AD7708BRUZ-REEL 功能描述:IC ADC 16BIT R-R 8/10CH 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7708BRUZ-REEL7 功能描述:IC ADC 16BIT R-R 8/10CH 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极