- 您现在的位置：买卖IC网 > PDF目录10252 > AD7709BRU (Analog Devices Inc)IC ADC 16BIT SIGMA-DELTA 24TSSOP PDF资料下载
参数资料
| 型号： | AD7709BRU |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT SIGMA-DELTA 24TSSOP |
| 标准包装： | 62 |
| 位数： | 16 |
| 采样率（每秒）： | 105 |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 3.75mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 24-TSSOP |
| 包装： | 管件 |
| 输入数目和类型： | 2 个差分，单极；2 个差分，双极；4 个伪差分，单极；4 个伪差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
REV. A
AD7709
–21–
AD7709-to-68HC11 Interface
Figure 11 shows an interface between the AD7709 and the
68HC11 microcontroller. The diagram shows the minimum
(3-wire) interface with
CS on the AD7709 hardwired low. In this
scheme, the RDY bit of the Status Register is monitored to
determine when the Data Register is updated. An alternative
scheme, which increases the number of interface lines to four, is to
monitor the
RDY output line from the AD7709. The monitoring
of the
RDY line can be done in two ways. First, RDY can be
connected to one of the 68HC11 port bits (such as PC0), which
is configured as an input. This port bit is then polled to determine
the status of
RDY. The second scheme is to use an interrupt
driven system, in which case the
RDY output is connected to
the IRQ input of the 68HC11. For interfaces that require
control of the
CS input on the AD7709, one of the port bits of the
68HC11 (such as PC1), which is configured as an output, can
be used to drive the
CS input.
The 68HC11 is configured in the master mode with its CPOL
bit set to a Logic 1 and its CPHA bit set to a Logic 1. When the
68HC11 is configured like this, its SCLK line idles high between
data transfers. The AD7709 is not capable of full-duplex opera-
tion. If the AD7709 is configured for a write operation, no data
appears on the DOUT lines even when the SCLK input is active.
Similarly, if the AD7709 is configured for a read operation, data
presented to the part on the DIN line is ignored even when
SCLK is active.
68HC11
VDD
AD7709
SS
SCK
MISO
MOSI
RESET
DOUT
DIN
CS
SCLK
VDD
Figure 11. AD7709-to-68HC11 Interface
AD7709-to-8051 Interface
An interface circuit between the AD7709 and the 8XC51 microcon-
troller is shown in Figure 12. The diagram shows the minimum
number of interface connections with
CS on the AD7709 hard-
wired low. In the case of the 8XC51 interface, the minimum
number of interconnects is just two. In this scheme, the RDY
bit of the Status Register is monitored to determine when the
Data Register is updated. The alternative scheme, which increases
the number of interface lines to three, is to monitor the
RDY output
line from the AD7709. The monitoring of the
RDY line can be
done in two ways. First,
RDY can be connected to one of the
8XC51 port bits (such as P1.0) which is configured as an input.
This port bit is then polled to determine the status of
RDY.
8XC51
VDD
AD7709
P3.0
P3.1
RESET
DIN
SCLK
CS
DOUT
VDD
10k
Figure 12. AD7709-to-8XC51 Interface
The second scheme is to use an interrupt-driven system, in which
case the
RDY output is connected to the INT1 input of the
8XC51. For interfaces that require control of the
CS input on
the AD7709, one of the port bits of the 8XC51 (such as P1.1),
which is configured as an output, can be used to drive the
CS
input. The 8XC51 is configured in its Mode 0 serial interface
mode. Its serial interface contains a single data line. As a result,
the DOUT and DIN pins of the AD7709 should be connected
together with a 10 k
W pull-up resistor. The serial clock on the
8XC51 idles high between data transfers. The 8XC51 outputs
the LSB first in a write operation, while the AD7709 expects the
MSB first so the data to be transmitted has to be rearranged
before being written to the output serial register. Similarly, the
AD7709 outputs the MSB first during a read operation while
the 8XC51 expects the LSB first. Therefore, the data read into
the serial buffer needs to be rearranged before the correct data
word from the AD7709 is available in the accumulator.
ADSP-2103/
ADSP-2105
VDD
AD7709
RFS
SCLK
RESET
DOUT
DIN
SCLK
CS
TFS
DR
DT
Figure 13. AD7709-to-ADSP-2103/ADSP-2105 Interface
AD7709-to-ADSP-2103/ADSP-2105 Interface
Figure 13 shows an interface between the AD7709 and the
ADSP-2103/ADSP-2105 DSP processor. In the interface shown,
the RDY bit of the Status Register is again monitored to
determine when the Data Register is updated. The alternative
scheme is to use an interrupt-driven system, in which case the
相关PDF资料 |
PDF描述 |
|---|---|
| VE-230-MX-F1 | CONVERTER MOD DC/DC 5V 75W |
| LTC2250CUH#TRPBF | IC ADC 10BIT 105MSPS 3V 32-QFN |
| VE-22W-MX-F4 | CONVERTER MOD DC/DC 5.5V 75W |
| VE-22W-MX-F3 | CONVERTER MOD DC/DC 5.5V 75W |
| VE-22W-MX-F2 | CONVERTER MOD DC/DC 5.5V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7709BRU-REEL | 功能描述:IC ADC 16BIT SIGMA-DELTA 24TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7709BRU-REEL7 | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 105sps 16-bit Serial 24-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 0.105KSPS 16BIT SERL 24TSSOP - Tape and Reel |
| AD7709BRUZ | 功能描述:IC ADC 16BIT SIGMA-DELTA 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| AD7709BRUZ | 制造商:Analog Devices 功能描述:IC ADC 16-BIT SIGMA DELTA |
| AD7709BRUZ-REEL | 功能描述:IC ADC 16BIT SIGMA-DELTA 24TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
发布紧急采购，3分钟左右您将得到回复。