- 您现在的位置：买卖IC网 > PDF目录10092 > AD7710AN (Analog Devices Inc)IC ADC SIGNAL CONDITIONING 24DIP PDF资料下载
参数资料
| 型号： | AD7710AN |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC SIGNAL CONDITIONING 24DIP |
| 标准包装： | 15 |
| 位数： | 24 |
| 采样率（每秒）： | 1.03k |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 45mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 24-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 24-PDIP |
| 包装： | 管件 |
| 输入数目和类型： | 2 个差分，单极；2 个差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
REV. G
–22–
AD7710
Figures 12a and 12b show timing diagrams for reading from the
AD7710 in external clocking mode. In Figure 12a, all the data is
read from the AD7710 in one read operation. In Figure 12b, the
data is read from the AD7710 over a number of read operations.
Both read operations show a read from the AD7710’s output
data register. A read from the control register or calibration
registers is similar, but, in these cases, the
DRDY line is not
related to the read function. Depending on the output update
rate, it can go low at any stage in the control/calibration register
read cycle without affecting the read, and its status should be
ignored. A read operation from either the control or calibration
registers must always read 24 bits of data.
Figure 12a shows a read operation from the AD7710 where
RFS remains low for the duration of the data-word transmis-
sion. With
DRDY low, the RFS input is brought low. The input
SCLK signal should be low between read and write operations.
RFS going low places the MSB of the word to be read on the
serial data line. All subsequent data bits are clocked out on a
high to low transition of the serial clock and are valid prior to
the following rising edge of this clock. The penultimate falling
edge of SCLK clocks out the LSB and the final falling edge
resets the
DRDY line high. This rising edge of DRDY turns off
the serial data output.
Figure 12b shows a timing diagram for a read operation where
RFS returns high during the transmission of the word and
returns low again to access the rest of the data-word. Timing
parameters and functions are very similar to that outlined for
Figure 12a, but Figure 12b has a number of additional times to
show timing relationships when
RFS returns high in the middle
of transferring a word.
RFS should return high during a low time of SCLK. On the
rising edge of
RFS, the SDATA output is turned off. DRDY
remains low and will remain low until all bits of the data-word
are read from the AD7710, regardless of the number of times
RFS changes state during the read operation. Depending on the
time between the falling edge of SCLK and the rising edge of
RFS, the next bit (BIT N+1) may appear on the data bus before
RFS goes high. When RFS returns low again, it activates the
SDATA output. When the entire word is transmitted, the
DRDY line will go high, turning off the SDATA output as
shown in Figure 12a.
RFS (I)
SCLK (I)
SDATA (O)
t24
t28
LSB
t26
MSB
t29
THREE-STATE
t20
A0 (I)
t22
t23
t21
t27
t25
DRDY (O)
Figure 12a. External Clocking Mode, Output Data Read Operation
THREE-STATE
t27
t26
MSB
t30
t 31
BIT N
t24
t25
BIT N+1
SDATA (O)
SCLK (I)
RFS (I)
t20
A0 (I)
DRDY (O)
t22
t
24
t25
Figure 12b. External Clocking Mode, Output Data Read Operation (
RFS Returns High during Read Operation)
相关PDF资料 |
PDF描述 |
|---|---|
| VE-24Z-MV-F3 | CONVERTER MOD DC/DC 2V 60W |
| IDT72V221L15JI8 | IC FIFO SYNC 1KX9 15NS 32PLCC |
| LT1785AHN8#PBF | IC TXRX RS485/RS422 60V 8-DIP |
| LTC2380IDE-16#TRPBF | IC ADC 16BIT 2MSPS 16-DFN |
| IDT72V221L10J8 | IC FIFO SYNC 1KX9 10NS 32PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7710ANZ | 功能描述:IC ADC SIGNAL CONDITIONING 24DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7710AQ | 功能描述:IC ADC 24BIT DIFF INP 24-CDIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7710AR | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7710AR-REEL | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7710AR-REEL7 | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。