- 您现在的位置：买卖IC网 > PDF目录10092 > AD7710AN (Analog Devices Inc)IC ADC SIGNAL CONDITIONING 24DIP PDF资料下载
参数资料
| 型号： | AD7710AN |
| 厂商： | Analog Devices Inc |
| 文件页数： | 6/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC SIGNAL CONDITIONING 24DIP |
| 标准包装： | 15 |
| 位数： | 24 |
| 采样率（每秒）： | 1.03k |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 45mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 24-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 24-PDIP |
| 包装： | 管件 |
| 输入数目和类型： | 2 个差分，单极；2 个差分，双极 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
REV. G
–14–
AD7710
Input Sample Rate
The modulator sample frequency for the device remains at
fCLK IN/512 (19.5 kHz @ fCLK IN = 10 MHz) regardless of the
selected gain. However, gains greater than
×1 are achieved by a
combination of multiple input samples per modulator cycle and
scaling the ratio of reference capacitor to input capacitor. As a
result of the multiple sampling, the input sample rate of the device
varies with the selected gain (see Table III). The effective input
impedance is 1/C
× f
S where C is the input sampling capacitance
and fS is the input sample rate.
Table III. Input Sampling Frequency vs. Gain
Gain
Input Sampling Frequency (fS)
1fCLK IN/256 (39 kHz @ fCLK IN = 10 MHz)
22
× f
CLK IN/256 (78 kHz @ fCLK IN = 10 MHz)
44
× fCLK IN/256 (156 kHz @ fCLK IN = 10 MHz)
88
× f
CLK IN/256 (312 kHz @ fCLK IN = 10 MHz)
16
8
× f
CLK IN/256 (312 kHz @ fCLK IN = 10 MHz)
32
8
× fCLK IN/256 (312 kHz @ fCLK IN = 10 MHz)
64
8
× f
CLK IN/256 (312 kHz @ fCLK IN = 10 MHz)
128
8
× f
CLK IN/256 (312 kHz @ fCLK IN = 10 MHz)
DIGITAL FILTERING
The AD7710 digital filter behaves like a similar analog filter,
with a few minor differences.
First, because digital filtering occurs after the A-to-D conversion
process, it can remove noise injected during the conversion
process. Analog filtering cannot do this.
On the other hand, analog filtering can remove noise super-
imposed on the analog signal before it reaches the ADC. Digital
filtering cannot do this, and noise peaks riding on signals near
full scale have the potential to saturate the analog modulator
and digital filter, even though the average value of the signal is
within limits. To alleviate this problem, the AD7710 has over-
range headroom built into the sigma-delta modulator and digital
filter, which allows overrange excursions of 5% above the analog
input range. If noise signals are larger than this, consideration
should be given to analog input filtering, or to reducing the
input channel voltage so that its full scale is half that of the
analog input channel full scale. This will provide an overrange
capability greater than 100% at the expense of reducing the
dynamic range by 1 bit (50%).
Filter Characteristics
The cutoff frequency of the digital filter is determined by the
value loaded to bits FS0 to FS11 in the control register. At the
maximum clock frequency of 10 MHz, the minimum cutoff
frequency of the filter is 2.58 Hz while the maximum program-
mable cutoff frequency is 269 Hz.
Figure 6 shows the filter frequency response for a cutoff fre-
quency of 2.62 Hz, which corresponds to a first filter notch
frequency of 10 Hz. This is a (sinx/x)
3 response (also called
sinc
3) that provides >100 dB of 50 Hz and 60 Hz rejection.
Programming a different cutoff frequency via FS0–FS11 does
not alter the profile of the filter response, but changes the fre-
quency of the notches as outlined in the Control Register section.
GAIN
–
dB
FREQUENCY – Hz
0
–240
070
10
20
30
40
50
60
–40
–80
–120
–160
–200
–20
–60
–100
–140
–180
–220
Figure 6. Frequency Response of AD7710 Filter
Since the AD7710 contains this on-chip, low-pass filtering,
there is a settling time associated with step function inputs, and
data from the output will be invalid after a step change until the
settling time has elapsed. The settling time depends upon the
notch frequency chosen for the filter. The output data rate
equates to this filter notch frequency and the settling time of the
filter to a full-scale step input that is four times the output data
period. In applications using both input channels, the settling
time of the filter must be allowed to elapse before data from the
second channel is accessed.
Post Filtering
The on-chip modulator provides samples at a 19.5 kHz output
rate. The on-chip digital filter decimates these samples to pro-
vide data at an output rate that corresponds to the programmed
first notch frequency of the filter. Because the output data rate
exceeds the Nyquist criterion, the output rate for a given band-
width will satisfy most application requirements. However,
there may be some applications that require a higher data rate
for a given bandwidth and noise performance. Applications that
need a higher data rate will require some post filtering following
the digital filter of the AD7710.
For example, if the required bandwidth is 7.86 Hz but the
required update rate is 100 Hz, the data can be taken from the
AD7710 at the 100 Hz rate, giving a –3 dB bandwidth of 26.2 Hz.
Post filtering can be applied to this to reduce the bandwidth and
output noise to the 7.86 Hz bandwidth level, while maintaining
an output rate of 100 Hz.
Post filtering can also to reduce the output noise from the device
for bandwidths below 2.62 Hz. At a gain of 128, the output rms
noise is 250 nV. This is essentially device noise or white noise, and
because the input is chopped, the noise has a flat frequency
response. By reducing the bandwidth below 2.62 Hz, the noise in
the resultant pass band can be reduced. A reduction in bandwidth
by a factor of 2 results in a
√2 reduction in the output rms noise.
This additional filtering will result in a longer settling time.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-24Z-MV-F3 | CONVERTER MOD DC/DC 2V 60W |
| IDT72V221L15JI8 | IC FIFO SYNC 1KX9 15NS 32PLCC |
| LT1785AHN8#PBF | IC TXRX RS485/RS422 60V 8-DIP |
| LTC2380IDE-16#TRPBF | IC ADC 16BIT 2MSPS 16-DFN |
| IDT72V221L10J8 | IC FIFO SYNC 1KX9 10NS 32PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7710ANZ | 功能描述:IC ADC SIGNAL CONDITIONING 24DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7710AQ | 功能描述:IC ADC 24BIT DIFF INP 24-CDIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7710AR | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7710AR-REEL | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7710AR-REEL7 | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。