- 您现在的位置：买卖IC网 > PDF目录10231 > AD7715AR-5 (Analog Devices Inc)IC ADC 16BIT 5V 16-SOIC PDF资料下载
参数资料
| 型号： | AD7715AR-5 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/40页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 5V 16-SOIC |
| 标准包装： | 47 |
| 位数： | 16 |
| 采样率（每秒）： | 500 |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 9.5mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 16-SOIC W |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
| 配用： | EVAL-AD7715-3EBZ-ND - BOARD EVALUATION FOR AD7715 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD7715
Rev. D | Page 24 of 40
System Calibration
System calibration allows the AD7715 to compensate for system
gain and offset errors as well as its own internal errors. System
calibration performs the same slope factor calculations as self
calibration but uses voltage values presented by the system to
the AIN inputs for the zero- and full-scale points. full system
calibration requires a two step process, a zero-scale system
calibration followed by a full-scale system calibration.
For a full system calibration, the zero-scale point must be
presented to the converter first. It must be applied to the
converter before the calibration step is initiated and remain
stable until the step is complete. Once the system zero scale
voltage has been set up, a zero-scale system calibration is then
initiated by writing the appropriate values (1, 0) to the MD1
and MD0 bits of the setup register. The zero-scale system
calibration is performed at the selected gain. The duration of
the calibration is 3 × 1/output rate. At this time, the MD1 and
MD0 bits in the setup register return to 0, 0. This gives the
earliest indication that the calibration sequence is complete. The
DRDY line goes high when calibration is initiated and does not
return low until there is a valid new word in the data register.
The duration time from the calibration command being issued
to DRDY going low is 4 × 1/output rate as the part performs a
normal conversion on the AIN voltage before DRDY goes low.
If DRDY is low before (or goes low during) the calibration
command write to the setup register, it may take up to one
modulator cycle (MCLK IN/128) before DRDY goes high to
indicate that calibration is in progress. Therefore, DRDY should
be ignored for up to one modulator cycle after the last bit is
written to the setup register in the calibration command.
After the zero-scale point is calibrated, the full-scale point is
applied to AIN and the second step of the calibration process is
initiated by again writing the appropriate values (1, 1) to MD1
and MD0. Again, the full-scale voltage must be set up before the
calibration is initiated and it must remain stable throughout the
calibration step. The full-scale system calibration is performed
at the selected gain. The duration of the calibration is 3 × 1/output
rate. At this time, the MD1 and MD0 bits in the setup register
return to 0, 0. This gives the earliest indication that the calibration
sequence is complete. The DRDY line goes high when calibration is
initiated and does not return low until there is a valid new word
in the data register. The duration time from the calibration
command being issued to DRDY going low is 4 × 1/output rate
as the part performs a normal conversion on the AIN voltage
before DRDY goes low. If DRDY is low before (or goes low
during) the calibration command, write to the setup register, it
may take up to one modulator cycle (MCLK IN/128) before
DRDY goes high to indicate that calibration is in progress.
Therefore, DRDY should be ignored for up to one modulator
cycle after the last bit is written to the setup register in the
calibration command.
In the unipolar mode, the system calibration is performed
between the two endpoints of the transfer function. In the
bipolar mode, it is performed between midscale (zero differential
voltage) and positive full scale.
The fact that the system calibration is a two-step calibration
offers another feature. After the sequence of a full system cali-
bration has been completed, additional offset or gain calibrations
can be performed by themselves to adjust the system zero
reference point or the system gain. Calibrating one of the
parameters, either system offset or system gain, does not
affect the other parameter.
System calibration can also be used to remove any errors from
source impedances on the analog input when the part is used in
unbuffered mode. A simple R, C antialiasing filter on the front
end may introduce a gain error on the analog input voltage but
the system calibration can be used to remove this error.
Span and Offset Limits
Whenever a system calibration mode is used, there are limits
on the amount of offset and span which can be accommodated.
The overriding requirement in determining the amount of
offset and gain that can be accommodated by the part is the
requirement that the positive full-scale calibration limit is
≤ 1.05 × VREF/GAIN. This allows the input range to go 5%
above the nominal range. The in-built headroom in the
analog modulator of the AD7715 ensures that the part still
operates correctly with a positive full-scale voltage which is
5% beyond the nominal.
The range of input span in both the unipolar and bipolar modes
has a minimum value of 0.8 × VREF/GAIN and a maximum value
of 2.1 × VREF/GAIN. However, the span (which is the difference
between the bottom of the AD7715’s input range and the top
of its input range) must take into account the limitation on the
positive full-scale voltage. The amount of offset that can be
accommodated depends on whether the unipolar or bipolar
mode is being used. Once again, the offset must take into account
the limitation on the positive full-scale voltage. In unipolar
mode, there is considerable flexibility in handling negative
(with respect to AIN()) offsets. In both unipolar and bipolar
modes, the range of positive offsets which can be handled by the
part depends on the selected span. Therefore, in determining the
limits for system zero-scale and full-scale calibrations, the user
has to ensure that the offset range plus the span range does exceed
1.05 × VREF/GAIN. This is best illustrated by looking at the
following examples.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27467E13A8S | CONN PLUG 8POS STRAIGHT W/SCKT |
| SP202ECT-L/TR | IC DVR/RCVR RS232 QUAD 16WSOIC |
| MS27484T10A98P | CONN PLUG 6POS STRAIGHT W/PINS |
| LTC1418ACG#TR | IC A/D CONV 14BIT SRL&PAR 28SSOP |
| SP232EET-L/TR | IC DVR/RCVR RS232 5V SGL 16WSOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7715AR-5REEL | 功能描述:IC ADC 16BIT SIGMA-DELTA 16-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7715ARU-3 | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 19.2ksps 16-bit Serial 16-Pin TSSOP |
| AD7715ARU-3REEL | 功能描述:IC ADC 16BIT SIGMA-DELTA 16TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7715ARU-3REEL7 | 功能描述:IC ADC 16BIT SIGMA-DELTA 16TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7715ARU-5 | 功能描述:IC ADC 16BIT SIGMA-DELTA 16TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。