- 您现在的位置：买卖IC网 > PDF目录10231 > AD7715AR-5 (Analog Devices Inc)IC ADC 16BIT 5V 16-SOIC PDF资料下载
参数资料
| 型号： | AD7715AR-5 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/40页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 5V 16-SOIC |
| 标准包装： | 47 |
| 位数： | 16 |
| 采样率（每秒）： | 500 |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 9.5mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 16-SOIC W |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
| 配用： | EVAL-AD7715-3EBZ-ND - BOARD EVALUATION FOR AD7715 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD7715
Rev. D | Page 27 of 40
Because the FSYNC bit resets the digital filter, the full settling
time of 3 × 1/output rate must elapse before there is a new word
loaded to the output register on the part. If the DRDY signal is
low when FSYNC goes to a 0, the DRDY signal will not be reset
high by the FSYNC command. This is because the AD7715
recognizes that there is a word in the data register that has not
been read. The DRDY line stays low until an update of the data
register takes place at which time it goes high for 500 × tCLK IN
before returning low again. A read from the data register resets
the DRDY signal high, and it does not return low until the
settling time of the filter has elapsed (from the FSYNC command)
and there is a valid new word in the data register. If the DRDY
line is high when the FSYNC command is issued, the DRDY
line will not return low until the settling time of the filter has
elapsed.
RESET INPUT
The RESET input on the AD7715 resets all the logic, the digital
filter, and the analog modulator while all on-chip registers are
reset to their default state. DRDY is driven high and the AD7715
ignores all communications to any of its registers while the
RESET input is low. When the RESET input returns high, the
AD7715 starts to process data, and DRDY returns low in 3 ×
1/output rate indicating a valid new word in the data register.
However, the AD7715 operates with its default setup conditions
after a reset and it is generally necessary to set up all registers
and carry out a calibration after a reset command.
The on-chip oscillator circuit of the AD7715 continues to func-
tion even when the RESET input is low. The master clock signal
continues to be available on the MCLK OUT pin. Therefore, in
applications where the system clock is provided by the clock of the
AD7715, the AD7715 produces an uninterrupted master clock
during RESET commands.
STANDBY MODE
The STBY bit in the communications register of the AD7715
allows the user to place the part in a power-down mode when it
is not required to provide conversion results. The AD7715 retains
the contents of all its on-chip registers (including the data register)
while in standby mode. When released from standby mode, the
part starts to process data and a new word is available in the
data register in 3 × 1/output rate from when a 0 is written to
the STBY bit.
The STBY bit does not affect the digital interface, and it does
not affect the status of the DRDY line. If DRDY is high when the
STBY bit is brought low, it will remain high until there is a valid
new word in the data register. If DRDY is low when the STBY
bit is brought low, it will remain low until the data register is
updated at which time the DRDY line returns high for 500 ×
tCLK IN before returning low again. If DRDY is low when the part
enters its standby mode (indicating a valid unread word in the
data register), the data register can be read while the part is in
standby. At the end of this read operation, the DRDY line will
be reset high as normal.
Placing the part in standby mode reduces the total current to
5 μA typical when the part is operated from an external master
clock provided this master clock is stopped. If the external clock
continues to run in standby mode, the standby current increases to
150 μA typical with 5 V supplies and 75 μA typical with 3.3 V
supplies. If a crystal or ceramic resonator is used as the clock
source, then the total current in standby mode is 400 μA typical
with 5 V supplies and 90 μA with 3.3 V supplies. This is because
the on-chip oscillator circuit continues to run when the part is
in its standby mode. This is important in applications where the
system clock is provided by the clock of the AD7715, so that the
AD7715 produces an uninterrupted master clock even when it
is in its standby mode.
ACCURACY
Σ-Δ ADCs, like VFCs and other integrating ADCs, do not
contain any source of nonmonotonicity and inherently offer
no missing codes performance. The AD7715 achieves excellent
linearity by the use of high quality, on-chip capacitors, which
have a very low capacitance/voltage coefficient. The device also
achieves low input drift through the use of chopper-stabilized
techniques in its input stage. To ensure excellent performance
over time and temperature, the AD7715 uses digital calibration
techniques which minimize offset and gain error.
DRIFT CONSIDERATIONS
The AD7715 uses chopper stabilization techniques to minimize
input offset drift. Charge injection in the analog switches and dc
leakage currents at the sampling node are the primary sources
of offset voltage drift in the converter. The dc input leakage
current is essentially independent of the selected gain. Gain
drift within the converter depends primarily upon the temperature
tracking of the internal capacitors. It is not affected by leakage
currents.
Measurement errors due to offset drift or gain drift can be
eliminated at any time by recalibrating the converter. Using
the system calibration mode can also minimize offset and
gain errors in the signal conditioning circuitry. Integral and
differential linearity errors are not significantly affected by
temperature changes.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27467E13A8S | CONN PLUG 8POS STRAIGHT W/SCKT |
| SP202ECT-L/TR | IC DVR/RCVR RS232 QUAD 16WSOIC |
| MS27484T10A98P | CONN PLUG 6POS STRAIGHT W/PINS |
| LTC1418ACG#TR | IC A/D CONV 14BIT SRL&PAR 28SSOP |
| SP232EET-L/TR | IC DVR/RCVR RS232 5V SGL 16WSOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7715AR-5REEL | 功能描述:IC ADC 16BIT SIGMA-DELTA 16-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7715ARU-3 | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 19.2ksps 16-bit Serial 16-Pin TSSOP |
| AD7715ARU-3REEL | 功能描述:IC ADC 16BIT SIGMA-DELTA 16TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7715ARU-3REEL7 | 功能描述:IC ADC 16BIT SIGMA-DELTA 16TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7715ARU-5 | 功能描述:IC ADC 16BIT SIGMA-DELTA 16TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。