- 您现在的位置：买卖IC网 > PDF目录10664 > AD7764BRUZ (Analog Devices Inc)IC ADC 24BIT S/D 312KSPS 28TSSOP PDF资料下载
参数资料
| 型号： | AD7764BRUZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/33页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT S/D 312KSPS 28TSSOP |
| 标准包装： | 1 |
| 位数： | 24 |
| 采样率（每秒）： | 312k |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 371mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 28-TSSOP |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
| 产品目录页面： | 779 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
AD7764
Rev. A | Page 24 of 32
DAISY CHAINING
Daisy chaining allows numerous devices to use the same digital
interface lines. This feature is especially useful for reducing
component count and wiring connections, such as in isolated
multiconverter applications or for systems with a limited
interfacing capacity. Data readback is analogous to clocking a
shift register. When daisy chaining is used, all devices in the
chain must operate in a common power mode and at a common
decimation rate.
The block diagram in Figure 45 shows how to connect devices
to achieve daisy-chain functionality. Figure 45 shows four
AD7764 devices daisy-chained together with a common
MCLK signal applied. This can work in decimate 128× or
decimate 256× mode only.
READING DATA IN DAISY-CHAIN MODE
Referring to Figure 45, note that the SDO line of AD7764 (A)
provides the output data from the chain of AD7764 converters.
Also, note that for the last device in the chain, AD7764 (D), the
SDI pin is connected to ground. All of the devices in the chain
must use common MCLK and SYNC
To enable the daisy-chain conversion process, apply a common
signals.
SYNC
After a
pulse to all devices (see the Synchronization section).
SYNC pulse is applied to all devices, the filter settling
time must pass before the FILTER-SETTLE bit is asserted,
indicating valid conversion data at the output of the chain of
devices. As shown in Figure 46, the first conversion result is
output from the device labeled AD7764 (A). This 32-bit
conversion result is then followed by the conversion results
from the AD7764 (B), AD7764 (C), and AD7764 (D) devices
with all conversion results output in an MSB-first sequence.
The signals output from the daisy chain are the stream of
conversion results from the SDO pin of AD7764 (A) and the
FSO signal output by the first device in the chain, AD7764 (A).
The falling edge of FSO signals the MSB of the first conversion
output in the chain. FSO
The maximum number of devices that can be daisy-chained is
dependent on the decimation rate selected. Calculate the
maximum number of devices that can be daisy-chained by
simply dividing the chosen decimation rate by 32 (the number
of bits that must be clocked out for each conversion).
stays logic low throughout the 32 SCO
clock periods needed to output the AD7764 (A) result and then
goes logic high during the output of the conversion results from
the AD7764 (B), AD7764 (C), and AD7764 (D devices.
provides the maximum number of chained devices for each
decimation rate.
Table 12. Maximum Chain Length for all Decimation Rates
Decimation Rate
Maximum Chain Length
256×
8
128×
4
64×
2
SYNC
SDI
FSI
SDO
MCLK
AD7764
(D)
FSI
SYNC
MCLK
SYNC
SDI
FSI
SDO
MCLK
AD7764
(C)
SYNC
SDI
FSI
SDO
MCLK
AD7764
(B)
SYNC
SDI
FSI
MCLK
AD7764
(A)
SDO
FSO
06518-
018
Figure 45. Daisy Chaining Four Devices in Decimate 128× Mode Using a 40 MHz MCLK Signal
SCO
FSO (A)
32 ×
tSCO
32 ×
tSCO
32 ×
tSCO
32 ×
tSCO
SDO (A)
AD7764 (A)
32-BIT OUTPUT
AD7764 (B)
32-BIT OUTPUT
AD7764 (C)
32-BIT OUTPUT
AD7764 (D)
32-BIT OUTPUT
AD7764 (A)
32-BIT OUTPUT
AD7764 (B)
32-BIT OUTPUT
SDI (A) = SDO (B)
AD7764 (B)
AD7764 (C)
AD7764 (D)
AD7764 (B)
AD7764 (C)
SDI (B) = SDO (C)
AD7764 (C)
AD7764 (D)
AD7764 (C)
AD7764 (D)
SDI (C) = SDO (D)
AD7764 (D)
06518-
019
Figure 46. Daisy-Chain Mode, Data Read Timing Diagram
(for the Daisy-Chain Configuration Shown in Figure 45)
相关PDF资料 |
PDF描述 |
|---|---|
| AD7357BRUZ | IC ADC DUAL14BIT 4.2MSPS 16TSSOP |
| AD7731BRZ | IC ADC 24BIT SIGMA-DELTA 24-SOIC |
| LTC2355IMSE-14#PBF | IC ADC 14BIT 3.5MSPS 10-MSOP |
| MAX9092AUA+T | IC COMPARATOR GP DUAL 8UMAX |
| VI-B13-MX-F4 | CONVERTER MOD DC/DC 24V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7764BRUZ-REEL7 | 功能描述:IC ADC 24BIT S/D 312KSPS 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7765 | 制造商:AD 制造商全称:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs |
| AD7765_07 | 制造商:AD 制造商全称:Analog Devices 功能描述:24-Bit, 156 kSPS, 112 dB ヒ-ツ ADC with On-Chip Buffers and Serial Interface |
| AD7765BRUZ | 功能描述:IC ADC 24BIT S/D 156KSPS 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7765BRUZ-REEL7 | 功能描述:IC ADC 24BIT S/D 156KSPS 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。