- 您现在的位置：买卖IC网 > PDF目录10664 > AD7764BRUZ (Analog Devices Inc)IC ADC 24BIT S/D 312KSPS 28TSSOP PDF资料下载
参数资料
| 型号： | AD7764BRUZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/33页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT S/D 312KSPS 28TSSOP |
| 标准包装： | 1 |
| 位数： | 24 |
| 采样率（每秒）： | 312k |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 371mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 28-TSSOP |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
| 产品目录页面： | 779 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
AD7764
Rev. A | Page 16 of 32
THEORY OF OPERATION
The AD7764 features an on-chip fully differential amplifier to
feed the Σ-Δ modulator pins, an on-chip reference buffer, and
a FIR filter block to perform the required digital filtering of the
Σ-Δ modulator output. Using this Σ-Δ conversion technique
with the added digital filtering, the analog input is converted to
an equivalent digital word.
Σ-Δ MODULATION AND DIGITAL FILTERING
The input waveform applied to the modulator is sampled, and
an equivalent digital word is output to the digital filter at a rate
equal to ICLK. By employing oversampling, the quantization
noise is spread across a wide bandwidth from 0 to fICLK. This
means that the noise energy contained in the signal band of
interest is reduced (see Figure 29). To further reduce the
quantization noise, a high-order modulator is employed to
shape the noise spectrum so that most of the noise energy is
shifted out of the signal band (see Figure 30).
QUANTIZATION NOISE
fICLK/2
BAND OF INTEREST
06518-
012
Figure 29. Σ-Δ ADC, Quantization Noise
fICLK/2
NOISE SHAPING
BAND OF INTEREST
06518-
013
Figure 30. Σ-Δ ADC, Noise Shaping
fICLK/2
BAND OF INTEREST
DIGITAL FILTER CUTOFF FREQUENCY
06518-
014
Figure 31. Σ-Δ ADC, Digital Filter Cutoff Frequency
The digital filtering that follows the modulator removes the
large out-of-band quantization noise (see Figure 31) while also
reducing the data rate from fICLK at the input of the filter to
fICLK/64 or less at the output of the filter, depending on the
decimation rate used.
The AD7764 employs three FIR filters in series. By using
different combinations of decimation ratios, data can be
obtained from the AD7764 at three data rates.
The first filter receives data from the modulator at ICLK MHz
where it is decimated 4× to output data at (ICLK/4) MHz. The
second filter allows the decimation rate to be chosen from
8× to 32×.
The third filter has a fixed decimation rate of 2×. Table 6 shows
some characteristics of the digital filtering where ICLK =
MCLK/2. The group delay of the filter is defined to be the delay
to the center of the impulse response and is equal to the compu-
tation plus the filter delays. The delay until valid data is available
(the FILTER-SETTLE status bit is set) is approximately twice
the filter delay plus the computation delay. This is listed in
terms of MCLK periods in Table 6.
0
–160
–140
–120
–100
–80
–60
–40
–20
0
300
250
200
150
100
50
AM
P
L
IT
UDE
(
d
B)
FREQUENCY (kHz)
PASS-BAND RIPPLE = 0.05dB
–0.1dB FREQUENCY = 125.1kHz
–3dB FREQUENCY = 128kHz
STOP BAND = 156.25kHz
06518-
015
Figure 32. Filter Frequency Response (312.5 kHz ODR)
Table 6. Configuration with Default Filter
ICLK
Frequency
Decimation
Rate
Data State
Computation
Delay
Filter Delay
SYNC
Pass-Band
Bandwidth
to
FILTER-SETTLE
Output Data Rate
(ODR)
20 MHz
64×
Fully filtered
2.25 s
87.6 s
7122 × t
MCLK
125 kHz
312.5 kHz
20 MHz
128×
Fully filtered
3.1 s
174 s
14217 × t
MCLK
62.5 kHz
156.25 kHz
20 MHz
256×
Fully filtered
4.65 s
346.8 s
27895 × t
MCLK
31.25 kHz
78.125 kHz
12.288 MHz
64×
Fully filtered
3.66 s
142.6 s
7122 × t
MCLK
76.8 kHz
192 kHz
12.288 MHz
128×
Fully filtered
5.05 s
283.2 s
14217 × t
MCLK
38.4 kHz
96 kHz
12.288 MHz
256×
Fully filtered
7.57 s
564.5 s
27895 × t
MCLK
19.2 kHz
48 kHz
相关PDF资料 |
PDF描述 |
|---|---|
| AD7357BRUZ | IC ADC DUAL14BIT 4.2MSPS 16TSSOP |
| AD7731BRZ | IC ADC 24BIT SIGMA-DELTA 24-SOIC |
| LTC2355IMSE-14#PBF | IC ADC 14BIT 3.5MSPS 10-MSOP |
| MAX9092AUA+T | IC COMPARATOR GP DUAL 8UMAX |
| VI-B13-MX-F4 | CONVERTER MOD DC/DC 24V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7764BRUZ-REEL7 | 功能描述:IC ADC 24BIT S/D 312KSPS 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7765 | 制造商:AD 制造商全称:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs |
| AD7765_07 | 制造商:AD 制造商全称:Analog Devices 功能描述:24-Bit, 156 kSPS, 112 dB ヒ-ツ ADC with On-Chip Buffers and Serial Interface |
| AD7765BRUZ | 功能描述:IC ADC 24BIT S/D 156KSPS 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7765BRUZ-REEL7 | 功能描述:IC ADC 24BIT S/D 156KSPS 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。