- 您现在的位置：买卖IC网 > PDF目录10255 > AD7859LASZ-REEL (Analog Devices Inc)IC ADC 12BIT 8CHAN LP 44-MQFP PDF资料下载
参数资料
| 型号： | AD7859LASZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 8CHAN LP 44-MQFP |
| 标准包装： | 800 |
| 位数： | 12 |
| 采样率（每秒）： | 100k |
| 数据接口： | 并联 |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 30mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-QFP |
| 供应商设备封装： | 44-MQFP（10x10） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 8 个单端，单极；8 个单端，双极；4 个伪差分，单极；4 个伪差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD7859/AD7859L
REV. A
–22–
Self-Calibration Timing
Figure 29 shows the timing for a software full self-calibration.
Here the BUSY line stays high for the full length of the self-
calibration. A self-calibration is initiated by writing to the
control register and setting the STCAL bit to 1. The BUSY line
goes high at the end of the write to the control register, and
BUSY goes low when the full self-calibration is complete after a
time tCAL as show in Figure 29.
t19
DATA LATCHED INTO
CONTROL REGISTER
HI-Z
DATA
VALID
CS
WR
DATA
BUSY
tCAL
Figure 29. Timing Diagram for Full Self-Calibration
For the self-(gain + offset), self-offset and self-gain calibrations,
the BUSY line is triggered high at the end of the write to the
control register and stays high for the full duration of the self-
calibration. The length of time for which BUSY is high depends
on the type of self-calibration that is initiated. Typical values are
given in Table IX. The timing diagram for the other self-calibration
options is similar to that outlined in Figure 29.
System Calibration Description
System calibration allows the user to remove system errors ex-
ternal to the AD7859/AD7859L, as well as remove the errors of
the AD7859/AD7859L itself. The maximum calibration range
for the system offset errors is
±5% of V
REF and for the system
gain errors, it is
±2.5% of V
REF. If the system offset or system
gain errors are outside these ranges, the system calibration algo-
rithm reduces the errors as much as the trim range allows.
Figures 30 through 32 illustrate why a specific type of system
calibration might be used. Figure 30 shows a system offset cali-
bration (assuming a positive offset) where the analog input
range has been shifted upwards by the system offset after the
system offset calibration is completed. A negative offset may
also be removed by a system offset calibration.
MAX SYSTEM FULL SCALE
IS
±2.5% FROM V
REF
MAX SYSTEM OFFSET
IS
±5% OF V
REF
ANALOG
INPUT
RANGE
VREF + SYS OFFSET
VREF – 1LSB
SYSTEM OFFSET
CALIBRATION
SYS OFFSET
AGND
ANALOG
INPUT
RANGE
VREF – 1LSB
SYS OFFSET
AGND
MAX SYSTEM OFFSET
IS
±5% OF V
REF
Figure 30. System Offset Calibration
Figure 31 shows a system gain calibration (assuming a system
full scale greater than the reference voltage) where the analog
input range has been increased after the system gain calibration
is completed. A system full-scale voltage less than the reference
voltage may also be accounted for a by a system gain calibration.
ANALOG
INPUT
RANGE
MAX SYSTEM FULL SCALE
IS
±2.5% FROM V
REF
SYSTEM GAIN
CALIBRATION
ANALOG
INPUT
RANGE
VREF – 1LSB
AGND
SYS FULL S.
MAX SYSTEM FULL SCALE
IS
±2.5% FROM V
REF
VREF – 1LSB
SYS FULL S.
AGND
Figure 31. System Gain Calibration
Finally in Figure 32 both the system offset error and gain error
are removed by the system offset followed by a system gain cali-
bration. First the analog input range is shifted upwards by the
positive system offset and then the analog input range is adjusted at
the top end to account for the system full scale.
MAX SYSTEM FULL SCALE
IS
±2.5% FROM V
REF
ANALOG
INPUT
RANGE
VREF + SYS OFFSET
SYS OFFSET
AGND
ANALOG
INPUT
RANGE
VREF – 1LSB
SYS OFFSET
AGND
MAX SYSTEM OFFSET
IS
±5% OF V
REF
MAX SYSTEM OFFSET
IS
±5% OF V
REF
SYSTEM GAIN
CALIBRATION
SYSTEM OFFSET
CALIBRATION
FOLLOWED BY
VREF – 1LSB
SYS F.S.
MAX SYSTEM FULL SCALE
IS
±2.5% FROM V
REF
Figure 32. System (Gain + Offset) Calibration
相关PDF资料 |
PDF描述 |
|---|---|
| VI-23T-IW-S | CONVERTER MOD DC/DC 6.5V 100W |
| VE-22R-MX-F1 | CONVERTER MOD DC/DC 7.5V 75W |
| VI-22W-IW-S | CONVERTER MOD DC/DC 5.5V 100W |
| AD9215BRUZ-65 | IC ADC 10BIT 65MSPS 3V 28TSSOP |
| VI-23T-CU-F4 | CONVERTER MOD DC/DC 6.5V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7861 | 制造商:AD 制造商全称:Analog Devices 功能描述:11-Bit Resolution Simultaneous Sampling A/D Converter |
| AD7861AP | 功能描述:IC ADC 11BIT 4CH 44-PLCC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7861APZ | 功能描述:IC ADC 11BIT 4CHAN 44PLCC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7862 | 制造商:AD 制造商全称:Analog Devices 功能描述:Simultaneous Sampling Dual 250 kSPS 12-Bit ADC |
| AD7862AN-10 | 功能描述:IC ADC 12BIT DUAL 250KSPS 28-DIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。