参数资料
型号: AD7888ARUZ-REEL7
厂商: Analog Devices Inc
文件页数: 6/17页
文件大小: 0K
描述: IC ADC 12BIT SRL 125KSPS 16TSSOP
标准包装: 1
位数: 12
采样率(每秒): 125k
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 3.5mW
电压电源: 单电源
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 16-TSSOP
包装: 标准包装
输入数目和类型: 8 个单端,单极
其它名称: AD7888ARUZ-REEL7DKR
AD7888
–14–
MICROPROCESSOR INTERFACING
The serial interface on the AD7888 allows the part to be directly
connected to a range of many different microprocessors. This
section explains how to interface the AD7888 with some of the
more common microcontroller and DSP serial interface protocols.
AD7888 to TMS320C5x
The serial interface on the TMS320C5x uses a continuous serial
clock and frame synchronization signals to synchronize the data
transfer operations with peripheral devices like the AD7888.
The
CS input allows easy interfacing with an inverter between
the serial clock of the TMS320C5x and the AD7888 being the
only glue logic required. The serial port of the TMS320C5x is
set up to operate in burst mode with internal CLKX (TX serial
clock) and FSX (TX frame sync). The serial port control register
(SPC) must have the following setup: FO = 0, FSM = 1, MCM
= 1 and TXM = 1. The connection diagram is shown in Figure 17.
AD7888*
DOUT
DIN
SCLK
CS
TMS320C5x*
*ADDITIONAL PINS OMITTED FOR CLARITY
CLKX
CLKR
DR
DT
FSX
FSR
Figure 17. Interfacing to the TMS320C5x
AD7888 to ADSP-21xx
The ADSP-21xx family of DSPs are interfaced to the AD7888
with an inverter between the serial clock of the ADSP-21xx
and the AD7888. This is the only glue logic required. The SPORT
control register should be set up as follows:
TFSW = RFSW = 1, Alternate Framing
INVRFS = INVTFS = 1, Active Low Frame Signal
DTYPE = 00, Right Justify Data
SLEN = 1111, 16-Bit Data Words
ISCLK = 1, Internal Serial Clock
TFSR = RFSR = 1, Frame Every Word
IRFS = 0
ITFS = 1
The connection diagram is shown in Figure 18. The ADSP-
21xx has the TFS and RFS of the SPORT tied together with
TFS set as an output and RFS set as in input. The DSP oper-
ated in Alternate Framing Mode and the SPORT Control Reg-
ister is set up as described. The frame synchronization signal
generated on the TFS is tied to
CS and, as with all signal pro-
cessing applications, equidistant sampling is necessary. How-
ever, in this example the timer interrupt is used to control the
sampling rate of the ADC and, under certain conditions, equi-
distant sampling may not be achieved.
The Timer Registers, etc., are loaded with a value that will
provide an interrupt at the required sample interval. When an
interrupt is received, a value is transmitted with TFS/DT (ADC
control word). The TFS is used to control the RFS and hence
the reading of data. The frequency of the serial clock is set in
the SCLKDIV Register. When the instruction to transmit with
TFS is given, (i.e., AX0 = TX0), the state of the SCLK is checked.
The DSP will wait until the SCLK has gone high, low and high
before transmission will start. If the timer and SCLK values are
chosen such that the instruction to transmit occurs on or near
the rising edge of SCLK, the data may be transmitted or it may
wait until the next clock edge.
For example, the ADSP-2111 has a master clock frequency of
16 MHz. If the SCLKDIV Register is loaded with the value 3, a
SCLK of 2 MHz is obtained, and eight master clock periods will
elapse for every one SCLK period. If the timer registers are
loaded with the value 803, then 100.5 SCLKs will occur between
interrupts and subsequently between transmit instructions. The
situation will result in nonequidistant sampling as the transmit
instruction is occurring on a SCLK edge. If the number of SCLKs
between interrupts is not a figure of N.5, equidistant sampling
will be implemented by the DSP.
AD7888*
DOUT
DIN
SCLK
CS
*ADDITIONAL PINS OMITTED FOR CLARITY
SCLK
DR
DT
RFS
TFS
ADSP-21xx*
Figure 18. Interfacing to the ADSP-21xx
AD7888 to DSP56xxx
The connection diagram in Figure 19 shows how the AD7888
can be connected to the SSI (Synchronous Serial Interface) of
the DSP56xxx family of DSPs from Motorola. The SSI is oper-
ated in synchronous mode (SYN bit in CRB = 1) with internally
generated 1-bit clock period frame sync for both TX and RX
(bits FSL1 = 1 and FSL0 = 0 in CRB). Set the word length to
16 by setting bits WL1 = 1 and WL0 = 0 in CRA. An inverter is
also necessary between the SCLK from the DSP56xxx and the
SCLK pin of the AD7888 as shown in Figure 19.
DOUT
DIN
SCLK
CS
*ADDITIONAL PINS OMITTED FOR CLARITY
DSP56xxx*
AD7888*
SCK
SRD
STD
SC2
Figure 19. Interfacing to the DSP56xxx
REV. C
相关PDF资料
PDF描述
MC10H115PG IC RECEIVER QUAD LINE ECL 16DIP
ADCMP562BRQ IC COMPARATOR PECL DUAL 20QSOP
ADCMP551BRQ IC COMPARATOR PECL/LVPECL 16QSOP
AD790JR-REEL IC COMPARATOR PREC W/LATCH 8SOIC
LT1016IS8 IC COMPARATOR 10NS HI-SPD 8-SOIC
相关代理商/技术参数
参数描述
AD7888ARZ 功能描述:IC ADC 12BIT 8CH SRL 16-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率(每秒):1M 数据接口:串行,SPI? 转换器数目:1 功率耗散(最大):- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘(4x4) 包装:Digi-Reel® 输入数目和类型:8 个单端,单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6
AD7888ARZ-REEL 功能描述:IC ADC 12BIT 8CH SRL 16-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率(每秒):3M 数据接口:- 转换器数目:- 功率耗散(最大):- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:-
AD7888ARZ-REEL7 功能描述:IC ADC 12BIT 8CH SRL 16-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7888BR 制造商:Analog Devices 功能描述:ADC Single SAR 125ksps 12-bit Serial 16-Pin SOIC N
AD7888BR-REEL 功能描述:IC ADC 12BIT 8CHAN SRL 16SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极