- 您现在的位置：买卖IC网 > PDF目录10577 > AD7910AKSZ-500RL7 (Analog Devices Inc)IC ADC 10BIT SRL 250KSPS SC70-6 PDF资料下载
参数资料
| 型号： | AD7910AKSZ-500RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT SRL 250KSPS SC70-6 |
| 标准包装： | 1 |
| 位数： | 10 |
| 采样率（每秒）： | 250k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 15mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 6-TSSOP，SC-88，SOT-363 |
| 供应商设备封装： | SC-70-6 |
| 包装： | 标准包装 |
| 输入数目和类型： | 1 个单端，单极 |
| 其它名称： | AD7910AKSZ-500RL7DKR |
AD7910/AD7920
Rev. C | Page 19 of 24
SERIAL INTERFACE
serial interfacing to the AD7920 and AD7910, respectively. The
serial clock provides the conversion clock and also controls the
transfer of information from the AD7910/AD7920 during
conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track-and-hold into hold mode
and takes the bus out of three-state; the analog input is sampled
at that point. The conversion is also initiated at this point.
For the AD7920, the conversion requires 16 SCLK cycles to
complete. Once 13 SCLK falling edges have elapsed, track-and-
hold goes back into track on the next SCLK rising edge, as
shown in Figure 23 at Point B. On the 16th SCLK falling edge,
the SDATA line goes back into three-state. If the rising edge of
CS occurs before 16 SCLKs have elapsed then the conversion is
terminated and the SDATA line goes back into three-state;
otherwise, SDATA returns to three-state on the 16th SCLK
falling edge, as shown in Figure 23. Sixteen serial clock cycles
are required to perform the conversion process and to access
data from the AD7920.
For the AD7910, the conversion requires 14 SCLK cycles to
complete. Once 13 SCLK falling edges have elapsed, track-and-
hold goes back into track on the next SCLK rising edge, as
shown in Figure 24 at Point B.
If the rising edge of CS occurs before 14 SCLKs have elapsed, the
conversion is terminated and the SDATA line goes back into
three-state. If 16 SCLKs are used in the cycle, SDATA returns to
three-state on the 16th SCLK falling edge, as shown in Figure 24.
CS going low clocks out the first leading zero to be read in by
the microcontroller or DSP. The remaining data is then clocked
out by subsequent SCLK falling edges beginning with the
second leading zero. Thus, the first falling clock edge on the
serial clock has the first leading zero provided and also clocks
out the second leading zero. The final bit in the data transfer is
valid on the 16th falling edge, having been clocked out on the
previous (15th) falling edge.
In applications with a slower SCLK, it is possible to read in data on
each SCLK rising edge. In this case, the first falling edge of SCLK
clocks out the second leading zero, which could be read in the first
rising edge. However, the first leading zero that was clocked out
when CS went low is missed unless it was not read in the first
falling edge. The 15th falling edge of SCLK clocks out the last bit
and it could be read in the 15th rising SCLK edge.
If CS goes low just after the SCLK falling edge has elapsed, CS
clocks out the first leading zero as before, and it can be read on the
SCLK rising edge. The next SCLK falling edge clocks out the sec-
ond leading zero and it could be read on the following rising edge.
CS
SCLK
SDATA
t2
t6
t3
t4
t7
t5
t8
tCONVERT
tQUIET
ZERO
DB11
DB10
DB2
DB1
DB0
B
THREE-STATE
THREE-
STATE
Z
4 LEADING ZEROS
15
14
13
5
4
3
2
1
16
t1
1/THROUGHPUT
02976-023
Figure 23. AD7920 Serial Interface Timing Diagram
CS
SCLK
SDATA
t2
t6
t3
t4
t7
t5
t8
tCONVERT
tQUIET
ZERO
DB9
DB8
DB0
ZERO
B
THREE-STATE
THREE-
STATE
Z
4 LEADING ZEROS
2 TRAILING ZEROS
15
14
13
5
4
3
2
1
16
t1
1/THROUGHPUT
02976-024
Figure 24. AD7910 Serial Interface Timing Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| MAX9132GUP+T | IC SW LVDS CROSSBAR 20TSSOP-EP |
| MAX11102ATB+T | IC ADC 12BIT SPI/SRL 10TDFN |
| 97-3106A-14S-6S | CONN PLUG 6POS W/SOCKETS |
| 97-3108B-14S-1P | CONN PLUG RT ANG 3POS W/PINS |
| MAX14886CTL+ | MUX DUAL HDMI LVL SHIFTER 40TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7910AKSZ-REEL | 功能描述:IC ADC 10BIT SRL 250KSPS SC70-6 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率（每秒）:15 数据接口:MICROWIRE?，串行，SPI? 转换器数目:1 功率耗散（最大）:480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN（5x7） 包装:带卷 (TR) 输入数目和类型:16 个单端，双极；8 个差分，双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7910AKSZ-REEL7 | 功能描述:IC ADC 10BIT SRL 250KSPS SC70-6 RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率（每秒）:15 数据接口:MICROWIRE?，串行，SPI? 转换器数目:1 功率耗散（最大）:480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN（5x7） 包装:带卷 (TR) 输入数目和类型:16 个单端，双极；8 个差分，双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7910ARM | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 10-bit Serial 8-Pin MSOP 制造商:Analog Devices 功能描述:IC 10BIT ADC SMD 7910 MSOP8 |
| AD7910ARM-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 10-bit Serial 8-Pin MSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 250KSPS 10-BIT SERL 8MSOP - Tape and Reel |
| AD7910ARM-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 10-bit Serial 8-Pin MSOP T/R |
发布紧急采购，3分钟左右您将得到回复。