参数资料
| 型号： | AD7927BRU |
| 厂商： | Analog Devices Inc |
| 文件页数： | 27/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 8CH 200KSPS 20TSSOP |
| 标准包装： | 75 |
| 位数： | 12 |
| 采样率（每秒）： | 200k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 7.5mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 管件 |
| 输入数目和类型： | 8 个单端，单极 |
| 配用： | EVAL-AD7927CBZ-ND - BOARD EVALUATION FOR AD7927 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页
AD7927
Data Sheet
Rev. D | Page 8 of 28
TERMINOLOGY
Integral Nonlinearity (INL)
INL is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. The end-
points of the transfer function are zero scale, a point 1 LSB
below the first code transition, and full scale, a point 1 LSB
above the last code transition. Figure 9 shows a typical INL
plot for the AD7927.
Differential Nonlinearity (DNL)
DNL is the difference between the measured and the ideal
1 LSB change between any two adjacent codes in the ADC.
Figure 10 shows a typical DNL plot for the AD7927.
Offset Error
This is the deviation of the first code transition (00 . . . 000) to
(00 . . . 001) from the ideal, that is, AGND + 1 LSB.
Offset Error Match
This is the difference in offset error between any two channels.
Gain Error
This is the deviation of the last code transition (111 . . . 110) to
(111 . . . 111) from the ideal (that is, REFIN 1 LSB) after the
offset error has been adjusted out.
Gain Error Match
This is the difference in gain error between any two channels.
Zero Code Error
This applies when using the twos complement output coding
option, in particular to the 2 × REFIN input range with REFIN
to +REFIN biased about the REFIN point. It is the deviation of
the midscale transition (all 0s to all 1s) from the ideal VIN
voltage, that is, REFIN 1 LSB.
Zero Code Error Match
This is the difference in zero code error between any two
channels.
Positive Gain Error
This applies when using the twos complement output coding
option, in particular to the 2 × REFIN input range with REFIN
to +REFIN biased about the REFIN point. It is the deviation of the
last code transition (011. . .110) to (011 . . . 111) from the ideal
(that is, +REFIN 1 LSB) after the zero code error has been
adjusted out.
Positive Gain Error Match
This is the difference in positive gain error between any two
channels.
Negative Gain Error
This applies when using the twos complement output coding
option, in particular to the 2 × REFIN input range with REFIN
to +REFIN biased about the REFIN point. It is the deviation of
the first code transition (100 . . . 000) to (100 . . . 001) from the
ideal (that is, REFIN + 1 LSB) after the zero code error has been
adjusted out.
Negative Gain Error Match
This is the difference in negative gain error between any two
channels.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of
crosstalk between channels. It is measured by applying a full-
scale 400 kHz sine wave signal to all seven nonselected input
channels and determining how much that signal is attenuated
in the selected channel with a 50 kHz signal. The figure given is
the worst case across all eight channels for the AD7927.
Power Supply Rejection (PSR)
Variations in power supply affect the full-scale transition,
but not the converter’s linearity. Power supply rejection is the
maximum change in full-scale transition point due to a change
in power supply voltage from the nominal value (see the Typical
Power Supply Rejection Ration (PSRR)
The power supply rejection ratio is defined as the ratio of the
power in the ADC output at full-scale frequency (f) to the
power of a 200 mV p-p sine wave applied to the ADC AVDD
supply of frequency (fS):
PSRR(dB) = 10log(Pf/PfS)
where:
Pf is equal to the power at Frequency f in ADC output.
PfS is equal to the power at Frequency fS coupled onto the
ADC AVDD.
Here a 200 mV p-p sine wave is coupled onto the AVDD supply.
Figure 6 shows the power supply rejection ratio vs. supply ripple
frequency for the AD7927 with no decoupling.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns into track mode at the
end of conversion. Track-and-hold acquisition time is the time
required for the output of the track-and-hold amplifier to reach
its final value, within ±1 LSB, after the end of conversion.
相关PDF资料 |
PDF描述 |
|---|---|
| AD7934BRUZ | IC ADC 12BIT 4CH 1.5MSPS 28TSSOP |
| AD7938BCPZ-6 | IC ADC 12BIT 8CH 625KSPS 32LFCSP |
| AD7938BCPZ | IC ADC 12BIT 8CH 1.5MSPS 32LFCSP |
| AD7940BRM | IC ADC 14BIT UNIPOLAR 8-MSOP |
| AD7942BRMZ-RL7 | IC ADC 14BIT 250KSPS 10-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7927BRU-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 20-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 200KSPS 12-BIT SERL 20TSSOP - Tape and Reel |
| AD7927BRU-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 20-Pin TSSOP T/R |
| AD7927BRUZ | 功能描述:IC ADC 12BIT 8CH 200KSPS 20TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| AD7927BRUZ | 制造商:Analog Devices 功能描述:IC 12BIT ADC SMD 7927 TSSOP20 |
| AD7927BRUZ-REEL | 功能描述:IC ADC 12BIT 8CH W/SEQ 20TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率（每秒）:15 数据接口:MICROWIRE?，串行，SPI? 转换器数目:1 功率耗散（最大）:480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN（5x7） 包装:带卷 (TR) 输入数目和类型:16 个单端，双极；8 个差分，双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
发布紧急采购，3分钟左右您将得到回复。