- 您现在的位置：买卖IC网 > PDF目录10331 > AD7927WYRUZ-REEL7 (Analog Devices Inc)IC ADC 12BIT 8CH W/SEQ 20TSSOP PDF资料下载
参数资料
| 型号： | AD7927WYRUZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 8CH W/SEQ 20TSSOP |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 200k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 7.5mW |
| 电压电源： | 单电源 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 标准包装 |
| 输入数目和类型： | 8 个单端，单极 |
| 其它名称： | AD7927WYRUZ-REEL7DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Data Sheet
AD7927
Rev. D | Page 25 of 28
For example, if the ADSP-2189 had a 20 MHz crystal such that
it had a master clock frequency of 40 MHz, then the master
cycle time would be 25 ns. If the SCLKDIV register is loaded
with the value of 3, then an SCLK of 5 MHz is obtained and
eight master clock periods elapse for every one SCLK period.
Depending on the throughput rate selected, if the timer registers
are loaded with the value, of 803, for example, then 100.5 SCLKs
occur between interrupts and subsequently between transmit
instructions. This situation results in sampling that is not equi-
distant as the transmit instruction is occurring on a SCLK edge.
If the number of SCLKs between interrupts is a whole integer
figure of N, then equidistant sampling is implemented by the DSP.
AD7927 TO DSP563xx
The connection diagram in Figure 31 shows how the AD7927
can be connected to the enhanced synchronous serial interface
(ESSI) of the DSP563xx family of DSPs from Motorola. Each
ESSI (two on board) is operated in synchronous mode (SYN
bit in CRB = 1) with internally generated word length frame
sync for both TX and RX (Bit FSL1 = 0 and Bit FSL0 = 0 in
CRB). Normal operation of the ESSI is selected by making
MOD = 0 in the CRB. Set the word length to 16 by setting bits
WL1 = 1 and WL0 = 0 in CRA. The FSP bit in the CRB should
be set to 1 so the frame sync is negative. It should be noted that
for signal processing applications, it is imperative that the frame
synchronization signal from the DSP563xx provides equidistant
sampling.
In the example shown in Figure 31, the serial clock is taken
from the ESSI so the SCK0 pin must be set as an output, SCKD
= 1. The VDRIVE pin of the AD7927 takes the same supply voltage
as that of the DSP563xx. This allows the ADC to operate at a
higher voltage than the serial interface, that is, DSP563xx, if
necessary.
SCK
SRD
STD
SC2
SCLK
DOUT
DIN
AD7927*
DSP563xx*
CS
VDRIVE
VDD
*ADDITIONAL PINS REMOVED FOR CLARITY.
03
08
8-
0
31
Figure 31. Interfacing to the DSP563xx
相关PDF资料 |
PDF描述 |
|---|---|
| D38999/20WE8BA | CONN HSG RCPT 8POS WALL MT SCKT |
| D38999/26WG39SNLC | CONN HSG PLUG 39POS STRGHT SCKT |
| AD7789BRMZ-REEL | IC ADC 24BIT SIGMA-DELTA 10MSOP |
| D38999/26WC98SBLC | CONN HSG PLUG 10POS STRGHT SCKT |
| AD7790BRMZ-REEL | IC ADC 16BIT SIGMA-DELTA 10-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7928 | 制造商:AD 制造商全称:Analog Devices 功能描述:8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP |
| AD7928BRU | 制造商:Analog Devices 功能描述:IC 12BIT ADC SMD 7928 TSSOP8 |
| AD7928BRU-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 20-Pin TSSOP T/R |
| AD7928BRU-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 20-Pin TSSOP T/R 制造商:Rochester Electronics LLC 功能描述:12-BIT 8, CH 1 MSPS ADC I.C. - Tape and Reel |
| AD7928BRUZ | 功能描述:IC ADC 12BIT 8CH 1MSPS 20-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
发布紧急采购，3分钟左右您将得到回复。