- 您现在的位置：买卖IC网 > PDF目录294844 > AD7942 (Analog Devices, Inc.) 14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN PDF资料下载
参数资料
| 型号： | AD7942 |
| 厂商： | Analog Devices, Inc. |
| 元件分类： | ADC |
| 英文描述： | 14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN |
| 中文描述： | 14位，250 kSPS的PulSAR系列ADC的，采用MSOP / QFN封装 |
| 文件页数： | 17/28页 |
| 文件大小： | 633K |
| 代理商： | AD7942 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD7942
Preliminary Technical Data
Rev Pr B | Page 24 of 28
Chain Mode with BUSY Indicator
This mode can also be used to daisy chain multiple AD7942s on
a 3-wire serial interface while providing a BUSY indicator. This
feature is useful for reducing component count and wiring
connections, e.g., in isolated multiconverter applications or for
systems with a limited interfacing capacity. Data readback is
analogous to clocking a shift register.
A connection diagram example using three AD7942s is shown
in Figure 39 and the corresponding timing is given in Figure 40.
When SDI and CNV are low, SDO is driven low. With SCK high,
a rising edge on CNV initiates a conversion, selects the chain
mode, and enables the BUSY indicator feature. In this mode,
CNV is held high during the conversion phase and the
subsequent data readback. When all ADCs in the chain have
completed their conversions, the nearend ADC ( ADC C in
Figure 39) SDO will be driven high. This transition on SDO can
be used as a BUSY indicator to trigger the data readback
controlled by the digital host. The AD7942 then enters the
acquisition phase and powers down. The data bits stored in the
internal shift register are then clocked out, MSB first, by
subsequent SCK falling edges. For each ADC, SDI feeds the
input of the internal shift register and is clocked by the SCK
falling edge. Each ADC in the chain outputs its data MSB first,
and 14 × N + 1 clocks are required to readback the N ADCs.
Although the rising edge can be used to capture the data, a
digital host also using the SCK falling edge will allow a faster
reading rate and, consequently more AD7942s in the chain,
provided the digital host has an acceptable hold time. For
instance, with a 5 ns digital host set-up time and 3 V interface,
up to six AD7942s running at a conversion rate of 250 kSPS can
be daisy-chained to a single 3-wire port.
CNV
SCK
SDO
SDI
CLK
CONVERT
DATA IN
IRQ
DIGITAL HOST
AD7942
C
CNV
SCK
SDO
SDI
AD7942
B
CNV
SCK
SDO
SDI
AD7942
A
Figure 39. Chain Mode with BUSY Indicator Connection Diagram
04656-P
rC-018
SDOA = SDIB
DA13 DA12 DA11
SCK
12
3
35
41
42
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
CNV = SDIA
DA1
413
tSCK
tSCKH
tSCKL
DA0
15
31
13
SDOB = SDIC
DB13 DB12 DB11
DA1
DB1DB0DA13 DA12
43
tSSDISCK
tHSDISC
tHSDO
tDSDO
SDOC
DC13 DC12 DC11
DA1DA0
DC1DC0DA12
17
27
28
16
29
DB1DB0DA13
DB13 DB12
tDSDOSDI
tSSCKCNV
tHSCKCNV
DA0
Figure 40. Chain Mode with BUSY Indicator Serial Interface Timing
相关PDF资料 |
PDF描述 |
|---|---|
| AD7943BN | +3.3 V/+5 V Multiplying 12-Bit DACs |
| AD7943BR | +3.3 V/+5 V Multiplying 12-Bit DACs |
| AD7943BRS | +3.3 V/+5 V Multiplying 12-Bit DACs |
| AD7945BN | +3.3 V/+5 V Multiplying 12-Bit DACs |
| AD7945BR | +3.3 V/+5 V Multiplying 12-Bit DACs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD79421 | 制造商:AD 制造商全称:Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN) |
| AD7942BCPRL7 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN |
| AD7942BCPWP | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN |
| AD7942BCPZRL | 功能描述:IC ADC 14BIT SAR 250KSPS 10LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7942BCPZRL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR, Pseudo Differential ADC in MSOP/QFN |
发布紧急采购，3分钟左右您将得到回复。