参数资料
| 型号： | AD8151ASTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/40页 |
| 文件大小： | 0K |
| 描述： | IC CROSSPOINT SWIT 33X17 184LQFP |
| 标准包装： | 1 |
| 系列： | XStream™ |
| 功能： | 交叉点开关 |
| 电路： | 1 x 33:17 |
| 电压电源： | 双电源 |
| 电压 - 电源，单路/双路(±)： | ±3 V ~ 5.25 V |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 184-LQFP |
| 供应商设备封装： | 184-LQFP（20x20） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD8151
Rev. B | Page 17 of 40
CONTROL INTERFACE
0
2169-
031
UPDATE
7
0
1
2
16
33
1 OF 17 DECODERS
WE
D[0:6]
A[0:4]
RANK 1
RANK 2
17 ROWS OF 7-BIT
LATCHES
RESET
7
33
7
33
7
33
7
0
1
2
16
7
TO 17
× 33
SWITCH
MATRIX
1 OF 33
DECODERS
RE
Figure 32. Control Interface (Simplified Schematic)
The AD8151 control interface receives and stores the desired
connection matrix for the 33 input and 17 output signal pairs.
The interface consists of 17 rows of double-rank 7-bit latches,
1 row for each output. The 7-bit data-word stored in each of
these latches indicates to which (if any) of the 33 inputs the
output is connected.
One output at a time can be preprogrammed by addressing the
output and writing the desired connection data into the first
rank of latches. This process can be repeated until each of the
desired output changes has been preprogrammed. All output
connections can then be programmed at once by passing the
data from the first rank of latches into the second rank. The
output connections always reflect the data programmed into the
second rank of latches and do not change until the first rank of
data is passed into the second rank.
If necessary for system verification, the data in the second rank
of latches can be read back from the control interface.
At any time, a reset pulse can be applied to the control interface
to globally reset the appropriate second rank data bits, disabling
all 17 signal output pairs. This feature can be used to avoid
output bus contention on system startup. The contents of the
first rank remain unchanged.
The control interface pins are connected via logic-level trans-
lators. These translators allow programming and readback of
the control interface using logic levels different from those in
the signal matrix.
To facilitate multiple chip address decoding, there is a chip-
select pin. All logic signals except the reset pulse are ignored
unless the chip select pin is active. The chip select pin disables
only the control logic interface and does not change the
operation of the signal matrix. The chip select pin does not
power down any of the latches, so any data programmed in the
latches is preserved.
All control pins are level-sensitive, not edge-triggered.
CONTROL PIN DESCRIPTION
A[4:0] Inputs
Output address pins. The binary encoded address applied to
these 5 input pins determines which one of the 17 outputs is
being programmed (or being read back). The most significant
bit (MSB) is A4.
D[6:0] Inputs/Outputs
Input configuration data pins. In write mode, the binary
encoded data applied to the D pins [6:0] determines which of
33 inputs is to be connected to the output specified with the
A pins [4:0]. The MSB is D5 and the least significant bit (LSB) is
D0. Bit D6 is the enable bit, setting the specified output signal
pair to an enabled state if D6 is logic high or disabled to a high
impedance state if D6 is logic low. In readback mode, the
D pins [6:0] are low impedance outputs, indicating the data-
word stored in the second rank for the output specified with the
A pins [4:0]. The readback drivers are designed to drive high
impedances only, so external drivers connected to the D
pins [6:0] should be disabled during readback mode.
WE Input
First Rank Write Enable. Forcing this pin to logic low allows the
data on the D pins [6:0] to be stored in the first rank latch for
the output specified by the A pins [4:0]. The WE pin must be
returned to a logic high state after a write cycle to avoid
overwriting the first rank data.
UPDATE Input
Second Rank Write Enable. Forcing this pin to logic low allows
the data stored in all 17 first rank latches to be transferred to the
second rank latches. The signal connection matrix is repro-
grammed when the second rank data is changed. This is a
global pin, transferring all 17 rows of data at once. It is not
necessary to program the address pins. It should be noted that
after the initial power-up of the device, the first rank data is
undefined. It may be desirable to preprogram all 17 outputs
before performing the first update cycle.
相关PDF资料 |
PDF描述 |
|---|---|
| AD8152JBP | IC CROSSPOINT SWIT 34X34 256BGA |
| AD8153ACPZ-RL7 | IC SW MUX/DEMUX SGL BUFF 32LFCSP |
| AD8155ACPZ | IC MUX/DEMUX DUAL BUFFER 64LFCSP |
| AD8156ABCZ | IC SWITCH XPT 4X4 W/EQ 49CSPBGA |
| AD8158ACPZ | IC MUX/DEMUX QUAD 2X1 100LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD8151-EVAL | 制造商:Analog Devices 功能描述:EVAL KIT FOR 33 17, 3.2 GBPS DGTL CROSSPOINT SWIT - Bulk |
| AD8151XSTZ | 功能描述:IC CROSSPOINT SWITCH 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
| AD8152 | 制造商:AD 制造商全称:Analog Devices 功能描述:34 x 34, 3.2 Gbps Asynchronous Digital Crosspoint Switch |
| AD8152-EVAL | 制造商:Analog Devices 功能描述:EVAL KIT FOR ASYNCH DGTL CROSSPOINT SWIT - Bulk |
| AD8152JBP | 功能描述:IC CROSSPOINT SWIT 34X34 256BGA RoHS:否 类别:集成电路 (IC) >> 接口 - 模拟开关，多路复用器，多路分解器 系列:XStream™ 其它有关文件:STG4159 View All Specifications 标准包装:5,000 系列:- 功能:开关 电路:1 x SPDT 导通状态电阻:300 毫欧 电压电源:双电源 电压 - 电源，单路/双路(±):±1.65 V ~ 4.8 V 电流 - 电源:50nA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:7-WFBGA，FCBGA 供应商设备封装:7-覆晶 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。