- 您现在的位置：买卖IC网 > PDF目录2137 > AD8260ACPZ-WP (Analog Devices Inc)IC AMP VGA DIFF LN 310MA 32LFCSP PDF资料下载
参数资料
| 型号： | AD8260ACPZ-WP |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/32页 |
| 文件大小： | 0K |
| 描述： | IC AMP VGA DIFF LN 310MA 32LFCSP |
| 标准包装： | 36 |
| 放大器类型： | 可变增益 |
| 电路数： | 1 |
| 输出类型： | 差分 |
| 转换速率： | 730 V/µs |
| -3db带宽： | 195MHz |
| 电流 - 输入偏压： | 200nA |
| 电流 - 电源： | 28.3mA |
| 电流 - 输出 / 通道： | 310mA |
| 电压 - 电源，单路/双路(±)： | 3.3 V ~ 10 V，±3.3 V ~ 5 V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-VQ |
| 包装： | 托盘 - 晶粒 |
| 配用： | AD8260-EVALZ-ND - BOARD EVAL FOR AD8260 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
AD8260
Rev. A | Page 24 of 32
SINGLE-SUPPLY OPERATION AND AC COUPLING
When operating the AD8260 from a single supply, there are two
bias options for VMDO.
Use an external low impedance midpoint reference at
Pin VMDO and pull VMDI to VNCM to shut down the
VMID buffer.
Use the internal VMID buffer as shown in Figure 64.
In both cases, decoupling capacitors are needed on Pin VMDO
to absorb the dynamic currents.
During single-supply operation, the preamplifier input is normally
ac-coupled. An internal bias resistor (nominally 1 k Ω) connected
between PRAI and VMDO provides bias to the preamplifier
input pin. A 50 Ω resistor connected between Pin PRAI and
Pin VMDO, in parallel with the internal 1 kΩ, serves as a termina-
tion resistor and at the same time reduces the offset; the result
is a composite value of about 48 Ω. The VGA input is biased
through the attenuator network and the voltage at Pin VMDO.
When active, the VMID buffer provides the needed bias currents.
When the buffer is disabled, an external voltage is required at
Pin VMDO to provide the bias currents. For example, for a single
5 V application, a reference such as the ADR43 and a stable op
amp provide an adequate 2.5 V VMDO source.
POWER-UP/POWER-DOWN SEQUENCE
For glitch-free power-up operation, the following power-up and
power-down sequence is recommended:
1. Enable the bias by pulling the ENBL pin high. Maintain
GNS0 to GNS3 and TXEN at ground.
2. It is assumed that after the part wakes up from sleep mode,
the receive section (preamplifier and DGA) needs to be
active first to listen to any signals, and the driver needs to
be off. Therefore, the gain code should be set to 0001 (6 dB
of gain) first and then the gain adjusted as needed. Note
that any code besides 1 to 11 (binary) disables the receive
section (see Table 4). During receive, it is also important
that the DAC that provides the signal for the high current
driver be disabled to avoid interfering with the received signal.
3. After receive, presumably data needs to be transmitted via
the high current driver amplifier. At this point, the DAC
should still be off. Pull Pin TXEN high and allow the high
current driver to settle. Enable the DAC. Although the
preamplifier and DGA can remain enabled during the
previous sequence, there may be significant preamplifier
overdrive, and it is best that the receiver be disabled while
transmitting.
4. Pull Pin ENBL low to disable the chip. To achieve the
specified sleep current of 35 μA, all logic pins must be
pulled low as well.
LOGIC INTERFACES
All logic pins use the same interfaces and, therefore, have the
same behavior and thresholds. The interface contains a Schmitt
trigger type input with a threshold at about 1.1 V and a hystere-
sis of ±0.2 V.
Therefore, the logic low is between ground and 0.8 V, and logic
high is from 1.4 V to VPOS. Because the threshold is so low, the
logic interfaces can be driven directly from 1.8 V or 3.3 V CMOS.
The input bias current is nominally 0.2 μA when the applied
voltage is 3.3 V and 18 nA when grounded.
相关PDF资料 |
PDF描述 |
|---|---|
| AD8264ACPZ-R7 | IC AMP VGA DIFF QUAD LN 40LFCSP |
| AD826AR-REEL7 | IC OPAMP VF 50MHZ DUAL LP 8SOIC |
| AD8270ACPZ-R7 | IC AMP DIFF 20MHZ DUAL 16LFCSP |
| AD8271BRMZ-R7 | IC AMP PGA 15MHZ LDIST 10MSOP |
| AD8273ARZ-R7 | IC AMP AUDIO 2CH DIFF 14SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD8260-EVALZ | 功能描述:BOARD EVAL FOR AD8260 RoHS:是 类别:编程器，开发系统 >> 评估板 - 运算放大器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- |
| AD8264 | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad, 235 MHz, DC-Coupled VGA and Differential Output Amplifier |
| AD8264ACPZ | 功能描述:IC AMP VGA DIFF QUAD LN 40LFCSP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:1 系列:- 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.028 V/µs 增益带宽积:105kHz -3db带宽:- 电流 - 输入偏压:3nA 电压 - 输入偏移:100µV 电流 - 电源:3.3µA 电流 - 输出 / 通道:12mA 电压 - 电源，单路/双路(±):2.7 V ~ 12 V，±1.35 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:14-TSSOP 包装:剪切带 (CT) 其它名称:OP481GRUZ-REELCT |
| AD8264ACPZ-R7 | 功能描述:IC AMP VGA DIFF QUAD LN 40LFCSP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:J-FET 电路数:2 输出类型:- 转换速率:3.5 V/µs 增益带宽积:1MHz -3db带宽:- 电流 - 输入偏压:30pA 电压 - 输入偏移:2000µV 电流 - 电源:200µA 电流 - 输出 / 通道:- 电压 - 电源，单路/双路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-PDIP 包装:管件 |
| AD8264ACPZ-RL | 功能描述:IC AMP VGA DIFF QUAD LN 40LFCSP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:Excalibur™ 放大器类型:J-FET 电路数:1 输出类型:- 转换速率:45 V/µs 增益带宽积:10MHz -3db带宽:- 电流 - 输入偏压:20pA 电压 - 输入偏移:490µV 电流 - 电源:1.7mA 电流 - 输出 / 通道:48mA 电压 - 电源，单路/双路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。