参数资料
| 型号： | AD8300ARZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/8页 |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT 3V SRL-IN 8-SOIC |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 1 |
| 设置时间： | 14µs |
| 位数： | 12 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 5.1mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 管件 |
| 输出数目和类型： | 1 电压，单极 |
| 采样率（每秒）： | 71k |
| 产品目录页面： | 785 (CN2011-ZH PDF) |
REV. A
AD8300
–8–
C1968a–0–5/99
PRINTED
IN
U.S.A.
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
8-Lead SOIC (SO-8)
85
4
1
0.1968 (5.00)
0.1890 (4.80)
0.2440 (6.20)
0.2284 (5.80)
PIN 1
0.1574 (4.00)
0.1497 (3.80)
0.0500 (1.27)
BSC
0.0688 (1.75)
0.0532 (1.35)
SEATING
PLANE
0.0098 (0.25)
0.0040 (0.10)
0.0192 (0.49)
0.0138 (0.35)
0.0098 (0.25)
0.0075 (0.19)
0.0500 (1.27)
0.0160 (0.41)
8
0
0.0196 (0.50)
0.0099 (0.25)
45
8-Lead Plastic DIP (N-8)
SEATING
PLANE
0.015
(0.381)
TYP
0.210
(5.33)
MAX
0.022 (0.558)
0.014 (0.356)
0.160 (4.06)
0.115 (2.93)
0.070 (1.77)
0.045 (1.15)
0.130
(3.30)
MIN
8
14
5
PIN 1
0.280 (7.11)
0.240 (6.10)
0.100 (2.54)
BSC
0.430 (10.92)
0.348 (8.84)
0.195 (4.95)
0.115 (2.93)
0.015 (0.381)
0.008 (0.204)
0.325 (8.25)
0.300 (7.62)
15
0
VOH and VOL voltage levels. Consequently, for optimum dissipa-
tion use of CMOS logic versus TTL provides minimal dissipa-
tion in the static state. A VINL = 0 V on the logic input pins
provides the lowest standby dissipation of 1.2 mA with a +3.3 V
power supply.
As with any analog system, it is recommended that the AD8300
power supply be bypassed on the same PC card that contains
the chip. Figure 8 shows the power supply rejection versus fre-
quency performance. This should be taken into account when
using higher frequency switched-mode power supplies with
ripple frequencies of 100 kHz and higher.
One advantage of the rail-to-rail output amplifiers used in the
AD8300 is the wide range of usable supply voltage. The part is
fully specified and tested over temperature for operation from
+2.7 V to +5.5 V. If reduced linearity and source current capa-
bility near full scale can be tolerated, operation of the AD8300
is possible down to +2.1 volts. The minimum operating supply
voltage versus load current plot in Figure 2 provides information
for operation below VDD = +2.7 V.
TIMING AND CONTROL
The AD8300 has a separate serial-input register from the 12-bit
DAC register that allows preloading of a new data value MSB
first into the serial register without disturbing the present DAC
output voltage value. Data can only be loaded when the
CS pin
is active low. After the new value is fully loaded in the serial-
input register, it can be asynchronously transferred to the DAC
register by strobing the
LD pin. The DAC register uses a level
sensitive
LD strobe that should be returned high before any new
data is loaded into the serial-input register. At any time the
contents of the DAC resister can be reset to zero by strobing the
CLR pin which causes the DAC output voltage to go to zero
volts. All of the timing requirements are detailed in Figure 3
along with Table I. Control Logic Truth Table.
All digital inputs are protected with a Zener type ESD protection
structure (Figure 22) that allows logic input voltages to exceed
the VDD supply voltage. This feature can be useful if the user is
loading one or more of the digital inputs with a 5 V CMOS logic
input voltage level while operating the AD8300 on a +3.3 V
power supply. If this mode of interface is used, make sure that
the VOL of the +5 V CMOS meets the VIL input requirement of
the AD8300 operating at 3 V. See Figure 5 for the effect on
digital logic input threshold versus operating VDD supply voltage.
VDD
LOGIC
IN
GND
Figure 22. Equivalent Digital Input ESD Protection
Unipolar Output Operation
This is the basic mode of operation for the AD8300. The
AD8300 has been designed to drive loads as low as 400
in
parallel with 500 pF. The code table for this operation is shown
in Table II.
APPLICATIONS INFORMATION
See DAC8512 data sheet for additional application circuit ideas.
Table II. Unipolar Code Table
Hexadecimal
Decimal
Number in
Analog Output
DAC Register
Voltage (V)
FFF
4095
+2.0475
801
2049
+1.0245
800
2048
+1.0240
7FF
2047
+1.0235
000
0
+0.0000
相关PDF资料 |
PDF描述 |
|---|---|
| AD5556CRUZ | IC DAC 14BIT PARALL IN 28-TSSOP |
| VI-B0W-MY-F1 | CONVERTER MOD DC/DC 5.5V 50W |
| ADV7125KSTZ140 | IC DAC VIDEO 3-CH 140MHZ 48LQFP |
| VE-26N-MW-F2 | CONVERTER MOD DC/DC 18.5V 100W |
| AD5420AREZ | IC DAC 16BIT 1CH SER 24TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD8300ARZ | 制造商:Analog Devices 功能描述:IC SINGLE SUPPLY DAC |
| AD8300ARZ-REEL | 功能描述:IC DAC 12BIT SERIAL 8SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散（最大）:55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:* |
| AD8302 | 制造商:AD 制造商全称:Analog Devices 功能描述:LF.2.7 GHz RF/IF Gain and Phase Detector |
| AD8302_02 | 制造商:AD 制造商全称:Analog Devices 功能描述:LF-2.7 GHz RF/IF Gain and Phase Detector |
| AD8302ARU | 功能描述:IC DETECTOR RF/IF 14-TSSOP RoHS:否 类别:RF/IF 和 RFID >> RF 检测器 系列:- 产品变化通告:Product Discontinuation 15/May/2006 标准包装:3,000 系列:- 频率:100MHz ~ 2GHz RF 型:手机，GSM，DCS，PCS 输入范围:- 精确度:- 电源电压:2.7 V ~ 5.5 V 电流 - 电源:300µA 包装:带卷 (TR) 封装/外壳:SC-74，SOT-457 其它名称:NCS5000SNT1GOS |
发布紧急采购，3分钟左右您将得到回复。