参数资料
型号: AD9115BCPZ
厂商: Analog Devices Inc
文件页数: 35/52页
文件大小: 0K
描述: IC DAC DUAL 10BIT LO PWR 40LFCSP
产品培训模块: Data Converter Fundamentals
DAC Architectures
标准包装: 1
系列: TxDAC®
位数: 10
数据接口: 串行
转换器数目: 2
电压电源: 模拟和数字
功率耗散(最大): 232mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 40-VFQFN 裸露焊盘,CSP
供应商设备封装: 40-LFCSP-VQ(6x6)
包装: 托盘
输出数目和类型: 4 电流,单极
采样率(每秒): 125M
产品目录页面: 785 (CN2011-ZH PDF)
AD9114/AD9115/AD9116/AD9117
Data Sheet
Rev. C | Page 40 of 52
DIGITAL INTERFACE OPERATION
Digital data for the I and Q DACs is supplied over a single
parallel bus (DB[n:0], where n is 7 for the AD9114, is 9 for the
AD9115, is 11 for the AD9116, and 13 for the AD9117)
accompanied by a qualifying clock (DCLKIO). The I and Q
data are provided to the chip in an interleaved double data rate
(DDR) format. The maximum guaranteed data rate is 250 MSPS
with a 125 MHz clock. The order of data pairing and the sampling
edge selection is user programmable using the IFIRST and
IRISING data control bits, resulting in four possible timing
diagrams. These timing diagrams are shown in Figure 89,
DCLKIO
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE
AD9116, AND 13 FOR THE AD9117.
DB[n:0]
Z
A
B
C
D
E
F
G
H
I DATA
Z
B
D
F
Q DATA
Y
A
C
E
07466-
051
Figure 89. Timing Diagram with IFIRST = 0, IRISING = 0
DCLKIO
Z
A
B
C
D
E
F
G
H
I DATA
Y
A
C
E
Q DATA
X
Z
B
D
07466-
052
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE
AD9116, AND 13 FOR THE AD9117.
DB[n:0]
Figure 90. Timing Diagram with IFIRST = 0, IRISING = 1
DCLKIO
Z
A
B
C
D
E
F
G
H
I DATA
Z
B
D
F
Q DATA
A
C
E
G
07466-
053
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE
AD9116, AND 13 FOR THE AD9117.
DB[n:0]
Figure 91. Timing Diagram with IFIRST = 1, IRISING = 0
DCLKIO
Z
A
B
C
D
E
F
G
H
I DATA
Y
A
C
E
Q DATA
Z
B
D
F
07466-
054
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE AD9115, 11 FOR THE
AD9116, AND 13 FOR THE AD9117.
DB[n:0]
Figure 92. Timing Diagram with IFIRST = 1, IRISING = 1
Ideally, the rising and falling edges of the clock fall in the center
of the keep-in window formed by the setup and hold times, tS
and tH. Refer to Table 2 for setup and hold times. A detailed
timing diagram is shown in Figure 93.
DCLKIO
DB[n:0]
tS tH
07466-
055
NOTES:
1. DB[n:0], WHERE n IS 7 FOR THE AD9114, 9 FOR THE
AD9115, 11 FOR THE AD9116, AND 13 FOR THE AD9117.
Figure 93. Setup and Hold Times for All Input Modes
In addition to the different timing modes listed in Table 2, the
input data can also be presented to the device in either unsigned
binary or twos complement format. The format type is chosen
via the TWOS data control bit.
相关PDF资料
PDF描述
VI-B73-MY-F2 CONVERTER MOD DC/DC 24V 50W
VI-JNY-MZ-F4 CONVERTER MOD DC/DC 3.3V 16.5W
AD1852JRSZ IC DAC STEREO 24BIT 5V 28-SSOP
VI-B72-MY-F2 CONVERTER MOD DC/DC 15V 50W
SN74AVCH4T245PWT IC BUS TRANSCVR 4BIT 16TSSOP
相关代理商/技术参数
参数描述
AD9115BCPZRL7 功能描述:IC DAC DUAL 10BIT LO PWR 40LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC® 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散(最大):55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流,单极;1 电流,双极 采样率(每秒):*
AD9115-DPG2-EBZ 功能描述:IC DAC DUAL 10BIT LO PWR 40LFCSP RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:TxDAC® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9115-EBZ 制造商:Analog Devices 功能描述:DUAL 10 BIT LOW POWER CONVERTER - Boxed Product (Development Kits)
AD9116 制造商:AD 制造商全称:Analog Devices 功能描述:Dual, 8-/10-/12-/14-Bit Low Power Digital-to-Analog Converters
AD9116BCPZ 功能描述:IC DAC DUAL 12BIT LO PWR 40LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散(最大):- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压,单极 采样率(每秒):* 产品目录页面:1398 (CN2011-ZH PDF)