- 您现在的位置：买卖IC网 > PDF目录10681 > AD9203ARUZ (Analog Devices Inc)IC ADC 10BIT 40MSPS 3V 28-TSSOP PDF资料下载
参数资料
| 型号： | AD9203ARUZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 3/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 40MSPS 3V 28-TSSOP |
| 标准包装： | 50 |
| 位数： | 10 |
| 采样率（每秒）： | 40M |
| 数据接口： | 并联 |
| 转换器数目： | 5 |
| 功率耗散（最大）： | 108mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 28-TSSOP |
| 包装： | 管件 |
| 输入数目和类型： | 2 个单端，单极；1 个差分，单极 |
| 产品目录页面： | 780 (CN2011-ZH PDF) |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD9203
Rev. B | Page 11 of 28
OPERATIONS
THEORY OF OPERATION
The AD9203 implements a pipelined multistage architecture to
achieve high sample rates while consuming low power. It
distributes the conversion over several smaller A/D subblocks,
refining the conversion with progressively higher accuracy as it
passes the results from stage to stage. As a consequence of the
distributed conversion, the AD9203 requires a small fraction of
the 1023 comparators used in a traditional 10-bit flash-type
A/D. A sample-and-hold function within each of the stages
permits the first stage to operate on a new input sample while
the remaining stages operate on preceding samples.
Each stage of the pipeline, excluding the last, consists of a low
resolution flash A/D connected to a switched capacitor DAC
and interstage residue amplifier (MDAC). The residue amplifier
magnifies the difference between the reconstructed DAC output
and the flash input for the next stage in the pipeline. One bit of
redundancy is used in each one of the stages to facilitate digital
correction of flash errors. The last stage simply consists of a
flash A/D.
The input of the AD9203 incorporates a novel structure that
merges the input sample-and-hold amplifier (SHA) and the first
pipeline residue amplifier into a single, compact switched
capacitor circuit. This structure achieves considerable noise and
power savings over a conventional implementation that uses
separate amplifiers by eliminating one amplifier in the pipeline.
By matching the sampling network of the input SHA with the
first stage flash A/D, the AD9203 can sample inputs well
beyond the Nyquist frequency with no degradation in
performance. Sampling occurs on the falling edge of the clock.
OPERATIONAL MODES
The AD9203 may be connected in several input configurations,
as shown in Table 4.
The AD9203 may be driven differentially from a source that
keeps the signal peaks within the power supply rails.
Alternatively, the input may be driven into AINP or AINN from
a single-ended source. The input span will be 2 the
programmed reference voltage. One input will accept the signal,
while the opposite input will be set to midscale by connecting it
to the internal or an external reference. For example, a 2 V p-p
signal may be applied to AINP while a 1 V reference is applied
to AINN. The AD9203 will then accept a signal varying
between 2 V and 0 V. See Figure 19, Figure 20, and Figure 21 for
more details.
The single-ended (ac-coupled) input of the AD9203 may also be
clamped to ground by the internal clamp switch. This is
accomplished by connecting the CLAMP pin to AINN or AINP.
Digital output formats may be configured in binary and twos
complement. This is determined by the potential on the DFS
pin. If the pin is set to Logic 0, the data will be in straight binary
format. If the pin is asserted to Logic 1, the data will be in twos
complement format.
Power consumption may be reduced by placing a resistor
between PWRCON and AVSS. This may be done to conserve
power when not encoding high-speed analog input frequencies
or sampling at the maximum conversion rate. See the
Power Control section for more information.
Table 4. Modes
Name
Figure Number
Advantages
1 V Differential
Figure 28 with VREF Connected to
REFSENSE
Differential Modes Yield the Best Dynamic Performance
2 V Differential
Figure 28 with REFSENSE Connected to
AGND
Differential Modes Yield the Best Dynamic Performance
1 V Single-Ended
Video and Applications Requiring Clamping Require Single-Ended Inputs
2 V Single-Ended
Video and Applications Requiring Clamping Require Single-Ended Inputs
相关PDF资料 |
PDF描述 |
|---|---|
| LT1720IDD#TRPBF | IC COMPARATOR DUAL HS 3/5V 8-DFN |
| LT1720IDD#TR | IC COMPARATOR DUAL HS 3/5V 8-DFN |
| AD7277BUJZ-500RL7 | IC ADC 10BIT 3MSPS TSOT23-6 |
| LT1720IDD#PBF | IC COMPARATOR DUAL HS 3/5V 8-DFN |
| LT1720IDD | IC COMPARATOR DUAL HS 3/5V 8-DFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9203ARUZ | 制造商:Analog Devices 功能描述:IC ADC 10BIT 40MSPS 28TSSOP |
| AD9203ARUZ | 制造商:Analog Devices 功能描述:IC, ADC, 10BIT, 40MSPS, TSSOP-28 |
| AD9203ARUZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter |
| AD9203ARUZRL7 | 功能描述:IC ADC 10BIT CMOS 40MSPS 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD9203ARUZRL71 | 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter |
发布紧急采购，3分钟左右您将得到回复。