- 您现在的位置：买卖IC网 > PDF目录10514 > AD9229ABCPZ-65 (Analog Devices Inc)IC ADC 12BIT SRL 65MSPS 48LFCSP PDF资料下载
参数资料
| 型号： | AD9229ABCPZ-65 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/40页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT SRL 65MSPS 48LFCSP |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 65M |
| 数据接口： | 串行 |
| 转换器数目： | 4 |
| 功率耗散（最大）： | 1.47W |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP-VQ（7x7） |
| 包装： | 托盘 |
| 输入数目和类型： | 8 个单端，单极；4 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9229
Rev. B | Page 25 of 40
DEFAULT OPERATION AND JUMPER SELECTION
SETTINGS
The following is a list of the default and optional settings or
modes allowed on the AD9229 Rev C evaluation board.
POWER: Connect the switching power supply that is
supplied in the evaluation kit between a rated 100 V to
240 V ac wall outlet at 47 Hz to 63 Hz and P503.
AIN: The evaluation board is set up for a transformer
coupled analog input with optimum 50 Ω impedance
matching out to 400 MHz. For more bandwidth response,
the 2.2 pF differential capacitor across the analog inputs
could be changed or removed. The common mode of the
analog inputs is developed from the center tap of the
transformer or AVDD_DUT/2.
VREF: VREF is set to 1.0 V by tying the SENSE pin to
ground, R224. This causes the ADC to operate in 2.0 V p-p
full-scale range. A number of other VREF options are
available on the evaluation board, including 1.0 V p-p full-
scale range, a variable range that the user can set by
choosing R219 and R220 as well as a separate external
reference option using the ADR510 or ADR520. Simply
populate R218 and R222 and remove C208. To use these
optional VREF modes, switch the jumper setting on R221
to R224. Proper use of the VREF options is noted in the
Voltage Reference section.
CLOCK: The clock input circuitry is derived from a simple
logic circuit using a high speed inverter that adds a very
low amount of jitter to the clock path. The clock input is
50 Ω terminated and ac-coupled to handle sine wave
type inputs. If using an oscillator, two oscillator footprint
options are also available (OSC200-201) to check the
ADC’s performance. J203 and J204 give the user flexibility
in using the enable pin, which is common on most
oscillators.
PWDN: To enable the power-down feature, simply short
JP201 to AVDD on the PWDN pin.
DTP: To enable one of the two digital test patterns on
digital outputs of the ADC, use JP202. If Pins 2 and 3 on
JP202 are tied together (1.0 V source), this enables test
pattern 1000 0000 0000. If Pins 1 and 2 on JP202 are tied
together (2.0 V source), this enables test pattern 1010 1010
1010. See the DTP Pin section for more details.
LVDSBIAS: To change the level of the LVDS output level
swing, simply change the value of R204. Other recom-
mended values can be found in the Digital Outputs
section.
D+, D–: If an alternate data capture method to the setup
described in Figure 47 is used, optional receiver
terminations, R205 to R210, can be installed next to the
high speed backplane connector.
ALTERNATE ANALOG INPUT DRIVE
CONFIGURATION
The following is a brief description of the alternate analog input
drive configuration using the AD8332 dual VGA. This parti-
cular drive option may need to be populated, in which case all
the necessary components are listed in Table 11. This table lists
the necessary settings to properly configure the evaluation
board for this option. For more details on the AD8332 dual
VGA, how it works, and its optional pin settings, consult the
AD8332 data sheet.
To configure the analog input to drive the VGA instead of the
default transformer option, the following components need to
be removed and/or changed.
1.
Remove R102, R115, R128, R141, T101, T102, T103, and
T1044 in the default analog input path.
2.
Populate R101, R114, R127, and R140 with 0 Ω resistors in
the analog input path.
3.
Populate R106, R107, R119, R120, R132, R133, R144, and
R145 with 10 kΩ resistors to provide an input common-
mode level to the analog input.
4.
Populate R105, R113, R118, R124, R131, R137, R151, and
R43 with 0 Ω resistors in the analog input path.
5.
Currently L305 to L312 and L405 to L412 are populated
with 0 Ω resistors to allow signal connection. This area
allows the user to design a filter if additional requirements
are necessary.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-BT1-IV-F4 | CONVERTER MOD DC/DC 12V 150W |
| AD9260ASZ | IC ADC CMOS 16BIT OVRSAMP 44MQFP |
| MAX3041CUE+ | IC RS485/422 TRANS QUAD 16TSSOP |
| VE-BT1-IV-F3 | CONVERTER MOD DC/DC 12V 150W |
| EXP-0941/03/S | CONN BOX MNT 3POS IP68 W/SOCKETS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9229ABCPZRL7-50 | 功能描述:IC ADC 12BIT SRL 50MSPS 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD9229ABCPZRL7-65 | 功能描述:IC ADC 12BIT SRL 65MSPS 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD9229BBC-65 | 制造商:Analog Devices 功能描述:- Bulk |
| ad9229bcp-50 | 制造商:Analog Devices 功能描述: |
| AD9229BCP-65 | 制造商:Analog Devices 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。