参数资料
| 型号： | AD9277BSVZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 25/48页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT LNA/VGA/AAF 100TQFP |
| 标准包装： | 1 |
| 类型： | AAF，ADC，解调器，LNA，VGA |
| 分辨率（位）： | 14 b |
| 采样率（每秒）： | 10M ~ 50M |
| 数据接口： | 串行，SPI? |
| 电压电源： | 模拟和数字 |
| 电源电压： | 1.8V，3V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-TQFP 裸露焊盘 |
| 供应商设备封装： | 100-TQFP-EP（14x14） |
| 包装： | 托盘 |
| 配用： | AD9277-50EBZ-ND - BOARD EVAL FOR AD9277 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
AD9277
Rev. 0 | Page 31 of 48
0.6
0.5
0.4
0.3
0.2
0.1
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
GAIN+ (V)
IN
P
U
T
F
U
LL
-S
C
A
L
E
(
V
p-p)
08
18
1-
0
51
PGA GAIN = 21dB
PGA GAIN = 24dB
PGA GAIN = 27dB
PGA GAIN = 30dB
Figure 57. LNA with 17.9 dB Gain Setting/VGA Full-Scale Limitations
0
0.05
0.10
0.15
0.20
0.25
0.30
0.35
0.40
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
IN
P
U
T
FU
L
S
C
A
L
E
(
V
p-
p)
GAIN+ (V)
PGA GAIN = 21dB
PGA GAIN = 30dB
08
18
1
-05
2
PGA GAIN = 27dB
PGA GAIN = 24dB
Figure 58. LNA with 21.3 dB Gain Setting/VGA Full-Scale Limitations
Variable Gain Amplifier (VGA)
The differential X-AMP VGA provides precise input attenu-
ation and interpolation. It has a low input-referred noise of
3.8 nV/√Hz and excellent gain linearity. A simplified block
diagram is shown in Figure 59.
VIP
GAIN±
3.5dB
VIN
gm
POSTAMP
+
–
GAIN INTERPOLATOR
08
18
1-
05
3
Figure 59. Simplified VGA Schematic
The input of the VGA is a 14-stage differential resistor ladder with
3.5 dB per tap. The resulting total gain range is 42 dB, which
allows for range loss at the endpoints. The effective input resistance
per side is 180 Ω nominally for a total differential resistance of
360 Ω. The ladder is driven by a fully differential input signal from
the LNA. LNA outputs are dc-coupled to avoid external decoupling
capacitors. The common-mode voltage of the attenuator and the
VGA is controlled by an amplifier that uses the same midsupply
voltage derived in the LNA, permitting dc coupling of the LNA
to the VGA without introducing large offsets due to common-
mode differences. However, any offset from the LNA becomes
amplified as the gain increases, producing an exponentially
increasing VGA output offset.
The input stages of the X-AMP are distributed along the ladder,
and a biasing interpolator, controlled by the gain interface, deter-
mines the input tap point. With overlapping bias currents, signals
from successive taps merge to provide a smooth attenuation range
from 42 dB to 0 dB. This circuit technique results in linear-in-dB
gain law conformance and low distortion levels—only deviating
±0.5 dB or less from the ideal. The gain slope is monotonic with
respect to the control voltage and is stable with variations in
process, temperature, and supply.
The X-AMP inputs are part of a programmable gain feedback
amplifier that completes the VGA. Its bandwidth is approximately
100 MHz. The input stage is designed to reduce feedthrough to
the output and to ensure excellent frequency response uniformity
across the gain setting.
Gain Control
The gain control interface, GAIN±, is a differential input. VGAIN
varies the gain of all VGAs through the interpolator by selecting
the appropriate input stages connected to the input attenuator.
For GAIN at 0.8 V, the nominal GAIN+ range for 28.5 dB/V is
0 V to 1.6 V, with the best gain linearity from about 0.16 V to
1.44 V, where the error is typically less than ±0.5 dB. For GAIN+
voltages greater than 1.44 V and less than 0.16 V, the error
increases. The value of GAIN+ can exceed the supply voltage
by 1 V without gain foldover.
Gain control response time is less than 750 ns to settle within 10%
of the final value for a change from minimum to maximum gain.
The GAIN+ and GAIN pins can be interfaced in one of two
ways. Using a single-ended method, a Kelvin type of connec-
tion to ground can be used, as shown in Figure 60. For driving
multiple devices, it is preferable to use a differential method, as
shown in Figure 61. In either method, the GAIN+ and GAIN
pins should be dc-coupled and driven to accommodate a 1.6 V
full-scale input.
GAIN+
GAIN–
100
0V TO 1.6V DC
50
0.01F
KELVIN
CONNECTION
08
18
1-
05
4
Figure 60. Single-Ended GAIN+, GAIN Pin Configuration
相关PDF资料 |
PDF描述 |
|---|---|
| AD9278BBCZ | IC ADC 12BIT 50MSPS 144CSPBGA |
| AD9279BBCZ | IC ADC 12BIT 80MSPS 144CSPBGA |
| AD9393BBCZRL-80 | IC INTERFACE 80MHZ HDMI 76CSPBGA |
| AD9398KSTZ-150 | IC INTERFACE 150MHZ HDMI 100LQFP |
| AD9708ARU | IC DAC 8BIT 100MSPS 28-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9278-50EBZ | 功能描述:BOARD EVALUATION FOR AD9278 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| AD9278BBCZ | 功能描述:IC ADC 12BIT 50MSPS 144CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - ADCs/DAC - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:数据采集系统（DAS） 分辨率（位）:16 b 采样率（每秒）:21.94k 数据接口:MICROWIRE?，QSPI?，串行，SPI? 电压电源:模拟和数字 电源电压:1.8 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（6x6） 包装:托盘 |
| AD9279 | 制造商:AD 制造商全称:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and CW I/Q Demodulator |
| AD9279-65EBZ | 功能描述:BOARD EVALUATION FOR AD9279 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| AD9279-80KITZ | 功能描述:KIT EVALUATION FOR AD9279 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
发布紧急采购，3分钟左右您将得到回复。