- 您现在的位置：买卖IC网 > PDF目录16425 > AD9398/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9398 PDF资料下载
参数资料
| 型号： | AD9398/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 7/44页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD9398 |
| 标准包装： | 1 |
| 主要目的： | 视频，视频处理 |
| 已用 IC / 零件： | AD9398 |
| 已供物品： | 板 |
| 相关产品： | AD9398KSTZ-100-ND - IC INTERFACE 100MHZ HDMI 100LQFP AD9398KSTZ-150-ND - IC INTERFACE 150MHZ HDMI 100LQFP |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD9398
Rev. 0 | Page 15 of 44
Hex Address
Read/Write
or Read
Only
Bits
Default
Value
Register Name
Description
[5]
**1*****
DE Output Polarity
Output DE polarity.
0 = active low out.
1 = active high out.
[4]
***1****
Field Output Polarity
Output field polarity.
0 = active low out.
1 = active high out.
[0]
*******0
Output CLK Invert
0 = don’t invert clock out.
1 = invert clock out.
0x25
Read/Write
[7:6]
01******
Output CLK Select
Select which clock to use on output pin. 1× CLK is
divided down from TMDS clock input when pixel
repetition is in use.
00 = × CLK.
01 = 1× CLK.
10 = 2× CLK.
11 = 90° phase 1× CLK.
[5:4]
**11****
Output Drive Strength
Set the drive strength of the outputs.
00 = lowest, 11 = highest.
[3:2]
****00**
Output Mode
Selects the data output mapping.
00 = 4:4:4 mode (normal).
01 = 4:2:2 + DDR 4:2:2 on blue.
10 = DDR 4:4:4 + DDR 4:2:2 on blue.
11 = 12-bit 4:2:2 (HDMI option only)
[1]
******1*
Primary Output Enable
Enables primary output.
[0]
*******0
Secondary Output
Enable
Enables secondary output (DDR 4:2:2 in Output Mode 1
and Mode 2).
0x26
Read/Write
[7]
0*******
Output Three-State
Three-state the outputs.
[5]
**0*****
SPDIF Three-State
Three-state the SPDIF output.
[4]
***0****
I2S Three-State
Three-state the I2S output and the MCLK out.
[3]
****1***
Power-Down Pin
Polarity
Sets polarity of power-down pin.
0 = active low.
1 = active high.
[2:1]
*****00*
Power-Down Pin
Function
Selects the function of the power-down pin.
00 = power-down.
01 = power-down and three-state SOG.
10 = three-state outputs only.
11 = three-state outputs and SOG.
[0]
*******0
Power-Down
0 = normal.
1 = power-down.
0x27
Read/Write
[7]
1*******
Auto Power-Down
Enable
0 = disable auto low power state.
1 = enable auto low power state.
[6]
*0******
HDCP A0
Sets the LSB of the address of the HDCP I2C. Set to 1 only
for a second receiver in a dual-link configuration.
0 = use internally generated MCLK.
1 = use external MCLK input.
[5]
**0*****
MCLK External Enable
If an external MCLK is used, it must be locked to the
video clock according to the CTS and N available in the
I2C. Any mismatch between the internal MCLK and the
input MCLK results in dropped or repeated audio
samples.
相关PDF资料 |
PDF描述 |
|---|---|
| REC8-2415SRWZ/H3/A/M | CONV DC/DC 8W 24VIN 15VOUT |
| GBC15DREH-S93 | CONN EDGECARD 30POS .100 EYELET |
| A1KXB-1636M | IDC CABLE - APK16B/AE16M/X |
| UPA0J122MPD6TD | CAP ALUM 1200UF 6.3V 20% RADIAL |
| AD9889B/PCBZ | KIT EVALUATION FOR AD9889B |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9410 | 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 210 MSPS A/D Converter |
| AD9410/PCB | 制造商:Analog Devices 功能描述:EVAL BOARD FOR AD9410 - Bulk |
| AD9410BSQ | 制造商:Analog Devices 功能描述:ADC Single Pipelined 210Msps 10-bit Parallel 80-Pin LQFP EP 制造商:Analog Devices 功能描述:ADC SGL FLASH 210MSPS 10-BIT PARALLEL 80LQFP EP - Trays 制造商:Analog Devices 功能描述:IC 10-BIT ADC |
| AD9410BSQZ | 制造商:Analog Devices 功能描述:ADC Single Pipelined 210Msps 10-bit Parallel 80-Pin LQFP EP 制造商:Analog Devices 功能描述:ADC SGL FLASH 210MSPS 10-BIT PARALLEL 80LQFP EP - Trays |
| AD9410BSVZ | 功能描述:IC ADC 10BIT 210MSPS 80-TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
发布紧急采购，3分钟左右您将得到回复。