参数资料
型号: AD9520-2/PCBZ
厂商: Analog Devices Inc
文件页数: 8/80页
文件大小: 0K
描述: BOARD EVAL AD9520-2
设计资源: Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121)
Phase Coherent FSK Modulator (CN0186)
AD9520 Eval Brd Schematic
AD9520 BOM
标准包装: 1
主要目的: 计时,时钟发生器
已用 IC / 零件: AD9520-2
已供物品:
AD9520-2
Data Sheet
Rev. A | Page 16 of 80
POWER DISSIPATION
Table 18.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
POWER DISSIPATION, CHIP
Does not include power dissipated in external resistors; all
LVPECL outputs terminated with 50 to VCC 2 V; all CMOS
outputs have 10 pF capacitive loading; VS_DRV = 3.3 V
Power-On Default
1.32
1.5
W
No clock; no programming; default register values
PLL Locked; One LVPECL Output Enabled
0.55
0.64
W
fREF = 25 MHz; fOUT = 225 MHz; VCO = 2250 MHz; VCO divider = 2;
one LVPECL output and output divider enabled; zero delay off;
ICP = 4.8 mA
PLL Locked; One CMOS Output Enabled
0.52
0.62
W
fREF = 25 MHz; fOUT = 62.5 MHz; VCO = 2250 MHz; VCO divider = 2;
one CMOS output and output divider enabled; zero delay off;
ICP = 4.8 mA
Distribution Only Mode; VCO Divider On;
One LVPECL Output Enabled
0.39
0.46
W
fCLK = 2.4 GHz; fOUT = 200 MHz; VCO divider = 2; one LVPECL
output and output divider enabled; zero delay off
Distribution Only Mode; VCO Divider Off;
One LVPECL Output Enabled
0.36
0.42
W
fCLK = 2.4 GHz; fOUT = 200 MHz; VCO divider bypassed; one LVPECL
output and output divider enabled; zero delay off
Maximum Power, Full Operation
1.5
1.7
W
PLL on; internal VCO = 2250 MHz; VCO divider = 2; all channel
dividers on; 12 LVPECL outputs at 125 MHz; zero delay on
PD Power-Down
60
80
mW
PD pin pulled low; does not include power dissipated in
termination resistors
PD Power-Down, Maximum Sleep
24
33
mW
PD pin pulled low; PLL power-down, Register 0x010[1:0] = 01b;
power-down SYNC, Register 0x230[2] = 1b; power-down
distribution reference, Register 0x230[1] = 1b
VCP Supply
4
4.8
mW
PLL operating; typical closed-loop configuration
POWER DELTAS, INDIVIDUAL FUNCTIONS
Power delta when a function is enabled/disabled
VCO Divider On/Off
32
40
mW
VCO divider not used
REFIN (Differential) Off
25
30
mW
Delta between reference input off and differential reference
input mode
REF1, REF2 (Single-Ended) On/Off
15
20
mW
Delta between reference inputs off and one singled-ended
reference enabled; double this number if both REF1 and REF2
are powered up
VCO On/Off
67
104
mW
Internal VCO disabled; CLK input selected
PLL Dividers and Phase Detector On/Off
51
63
mW
PLL off to PLL on, normal operation; no reference enabled
LVPECL Channel
121
144
mW
No LVPECL output on to one LVPECL output on; channel divider
is set to 1
LVPECL Driver
51
73
mW
Second LVPECL output turned on, same channel
CMOS Channel
145
180
mW
No CMOS output on to one CMOS output on; channel divider is
set to 1; fOUT = 62.5 MHz and 10 pF of capacitive loading
CMOS Driver On/Off
11
24
mW
Additional CMOS outputs within the same channel turned on
Channel Divider Enabled
40
57
mW
Delta between divider bypassed (divide-by-1) and divide-by-2 to
divide-by-32
Zero Delay Block On/Off
30
34
mW
相关PDF资料
PDF描述
AD9516-5/PCBZ BOARD EVAL FOR AD9516-5 2.5GHZ
FCBP110LD1L05 CABLE 10.5GBPS 5M LASERWIRE
VE-JTV-EZ-S CONVERTER MOD DC/DC 5.8V 25W
AD9522-2/PCBZ BOARD EVAL FOR AD9522-2 CLK GEN
FCBP110LD1L03 CABLE 10.5GBPS 3M LASERWIRE
相关代理商/技术参数
参数描述
AD9520-3 制造商:AD 制造商全称:Analog Devices 功能描述:12 LVPECL/24 CMOS Output Clock Generator with Integrated 2 GHz VCO
AD9520-3/PCBZ 功能描述:BOARD EVAL AD9520-3 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
AD9520-3BCPZ 功能描述:IC CLOCK GEN 2GHZ VCO 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是 输入:晶体 输出:时钟 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无 频率 - 最大:1GHz 除法器/乘法器:是/无 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-LSSOP(0.175",4.40mm 宽) 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR
AD9520-3BCPZ-REEL7 功能描述:IC CLOCK GEN 2GHZ VCO 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
AD9520-4 制造商:AD 制造商全称:Analog Devices 功能描述:12 LVPECL/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO