参数资料
型号: AD9550BCPZ-REEL7
厂商: Analog Devices Inc
文件页数: 15/20页
文件大小: 0K
描述: IC INTEGER-N TRANSLATOR 32-LFCSP
标准包装: 1,500
类型: 时钟/频率转换器
PLL:
主要目的: 以太网,GPON,SONET/SHD,T1/E1
输入: CMOS
输出: CMOS,LVDS,LVPECL
电路数: 1
比率 - 输入:输出: 1:2
差分 - 输入:输出: 无/是
频率 - 最大: 810MHz
电源电压: 3.135 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 32-WFQFN 裸露焊盘,CSP
供应商设备封装: 32-LFCSP-WQ
包装: 带卷 (TR)
AD9550
Rev. 0 | Page 4 of 20
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
×2 Frequency Multiplier
125
MHz
To avoid excessive reference spurs, the ×2 multiplier
requires 48% to 52% duty cycle; reference clock input
frequencies greater than 125 MHz require the use of
the divide-by-5 prescaler
VCO CHARACTERISTICS
Frequency Range
3350
4050
MHz
VCO Gain
45
MHz/V
VCO Tracking Range
±300
ppm
PLL Lock Time
Using the pin selected frequency settings; lock time is
from the rising edge of the RESET pin to the rising
edge of the LOCKED pin
Low Bandwidth Setting (170 Hz)
Applies for Pin A3 to Pin A0 = 0001 to 1100, or for Pin A3
to Pin A0 = 1111
13.3 kHz PFD Frequency
214
ms
16 kHz PFD Frequency
176
ms
Medium Bandwidth Setting (20 kHz)
Applies for Pin A3 to Pin A0 = 1110 and Pin Y5 to Pin Y0=
111111
1.5625 MHz PFD Frequency
2
ms
High Bandwidth Setting (75 kHz)
Applies for Pin A3 to Pin A0 = 1101 to 1110
2.64 MHz PFD Frequency
1.50
ms
4.86 MHz PFD Frequency
0.89
ms
1 The A3 to A0 and Y5 to Y0 pins have 100 kΩ internal pull-up resistors. The OM2 to OM0 pins have 40 kΩ pull-up resistors.
2 The RESET pin has a 100 kΩ internal pull-up resistor.
OUTPUT CHARACTERISTICS
Table 2.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LVPECL MODE
Differential Output Voltage Swing
690
800
890
mV
Output driver static (for dynamic performance see
Common-Mode Output Voltage
VDD 1.66 VDD 1.34 VDD 1.01 V
Output driver static
Frequency Range
0
810
MHz
Duty Cycle
40
60
%
Up to 805 MHz output frequency
Rise/Fall Time1 (20% to 80%)
255
305
ps
100 Ω termination between both pins of the output driver
LVDS MODE
Differential Output Voltage Swing
Output driver static (for dynamic performance see
Balanced, V
OD
297
398
mV
Voltage swing between output pins; output driver static
Unbalanced, ΔV
OD
8.3
mV
Absolute difference between voltage swing of normal
pin and inverted pin; output driver static
Offset Voltage
Common Mode, V
OS
1.17
1.35
V
Output driver static
Common-Mode Difference, ΔV
OS
7.3
mV
Voltage difference between output pins; output driver
static
Short-Circuit Output Current
17
24
mA
Frequency Range
0
810
MHz
Duty Cycle
40
60
%
Up to 805 MHz output frequency
Rise/Fall Time1 (20% to 80%)
285
355
ps
100 Ω termination between both pins of the output
driver
相关PDF资料
PDF描述
AD9551BCPZ IC CLOCK GEN MULTISERV 40-LFCSP
AD9552BCPZ-REEL7 IC PLL CLOCK GEN LP 32LFCSP
AD9553BCPZ-REEL7 IC INTEGER-N CLCK GEN 32LFCSP
AD9557BCPZ-REEL7 IC CLK XLATR PLL 1250MHZ 40LFCSP
AD9558BCPZ-REEL7 IC CLK XLATR PLL 1250MHZ 64LFCSP
相关代理商/技术参数
参数描述
AD9551 制造商:AD 制造商全称:Analog Devices 功能描述:Multiservice Clock Generator
AD9551/PCBZ 功能描述:BOARD EVAL FOR AD9951 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
AD9551BCPZ 功能描述:IC CLOCK GEN MULTISERV 40-LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
AD9551BCPZ-REEL7 功能描述:IC CLOCK GEN TRANSLATOR 40LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
AD9552 制造商:AD 制造商全称:Analog Devices 功能描述:Oscillator Frequency Upconverter