- 您现在的位置：买卖IC网 > PDF目录10522 > AD9628BCPZ-105 (Analog Devices Inc)IC ADC DUAL 12BIT 64-LFCSP PDF资料下载
参数资料
| 型号： | AD9628BCPZ-105 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 24/44页 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL 12BIT 64-LFCSP |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 105M |
| 数据接口： | LVDS，并联，串行，SPI |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 托盘 |
| 输入数目和类型： | 4 个单端，2 个差分 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD9628
Rev. 0 | Page 30 of 44
Jitter Considerations
High speed, high resolution ADCs are sensitive to the quality
of the clock input. The degradation in SNR from the low fre-
quency SNR (SNRLF) at a given input frequency (fINPUT) due to
jitter (tJRMS) can be calculated by
SNRHF = 10 log[(2π × fINPUT × tJRMS)2 + 10
)
10
/
(
LF
SNR
]
In the previous equation, the rms aperture jitter represents the
clock input jitter specification. IF undersampling applications
are particularly sensitive to jitter, as illustrated in Figure 59.
80
75
70
65
60
55
50
45
1
10
100
1k
FREQUENCY (MHz)
S
NR
(d
B
F
S)
0.5ps
0.2ps
0.05ps
1.0ps
1.5ps
2.0ps
2.5ps
3.0ps
09976-
064
Figure 59. SNR vs. Input Frequency and Jitter
The clock input should be treated as an analog signal in cases
where aperture jitter may affect the dynamic range of the AD9628.
To avoid modulating the clock signal with digital noise, keep
power supplies for clock drivers separate from the ADC output
driver supplies. Low jitter, crystal-controlled oscillators make the
best clock sources. If the clock is generated from another type of
source (by gating, dividing, or another method), it should be
retimed by the original clock at the last step.
See the AN-501 Application Note and the AN-756 Application
Note available on www.analog.com for more information.
CHANNEL/CHIP SYNCHRONIZATION
The AD9628 has a SYNC input that offers the user flexible
synchronization options for synchronizing sample clocks
across multiple ADCs. The input clock divider can be enabled
to synchronize on a single occurrence of the SYNC signal or on
every occurrence. The SYNC input is internally synchronized
to the sample clock; however, to ensure that there is no timing
uncertainty between multiple parts, the SYNC input signal should
be externally synchronized to the input clock signal, meeting the
setup and hold times shown in Table 5. Drive the SYNC input
using a single-ended CMOS-type signal.
POWER DISSIPATION AND STANDBY MODE
As shown in Figure 60, the analog core power dissipated by
the AD9628 is proportional to its sample rate. The digital
power dissipation of the CMOS outputs are determined
primarily by the strength of the digital drivers and the load
on each output bit.
The maximum DRVDD current (IDRVDD) can be calculated as
IDRVDD = VDRVDD × CLOAD × fCLK × N
where N is the number of output bits (26, in the case of the
AD9628).
This maximum current occurs when every output bit switches
on every clock cycle, that is, a full-scale square wave at the Nyquist
frequency of fCLK/2. In practice, the DRVDD current is estab-
lished by the average number of output bits switching, which
is determined by the sample rate and the characteristics of the
analog input signal.
Reducing the capacitive load presented to the output drivers can
minimize digital power consumption. The data in Figure 60 was
taken in CMOS mode using the same operating conditions as those
used for the power supplies and power consumption specifications
in Table 1 with a 5 pF load on each output driver.
100
40
90
140
190
240
5
25
45
65
85
105
125
PO
W
ER
(m
W
)
SU
PP
L
Y
CURRE
NT
(
mA)
ENCODE RATE (MSPS)
IAVDD
IDRVDD
TOTAL POWER
09976-
105
0
10
20
30
40
50
60
70
80
90
Figure 60. AD9628-125 Power and Current vs. Clock Rate (1.8 V CMOS
Output Mode)
40
60
80
100
120
140
160
180
200
0
10
20
30
40
50
60
70
80
90
5
25
45
65
85
105
PO
W
ER
(m
W
)
SU
PP
L
Y
CURRE
NT
(
mA)
ENCODE RATE (MSPS)
IAVDD
IDRVDD
TOTAL POWER
09976-
101
Figure 61. AD9648-105 Power and Current vs. Clock Rate (1.8 V CMOS
Output Mode)
相关PDF资料 |
PDF描述 |
|---|---|
| UP050B181K-KFC | CAP CER 180PF 50V 10% AXIAL |
| LTC2296IUP#PBF | IC ADC DUAL 14BIT 25MSPS 64QFN |
| AD9248BCPZ-65 | IC ADC 14BIT DUAL 65MSPS 64LFCSP |
| VE-B01-MX-F3 | CONVERTER MOD DC/DC 12V 75W |
| PT06E-10-6S | CONN PLUG 6 POS STRAIGHT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9628BCPZ-125 | 功能描述:IC ADC DUAL 12BIT 64-LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD9628BCPZRL7-105 | 功能描述:IC ADC 12BIT 105MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD9628BCPZRL7-125 | 功能描述:IC ADC 12BIT 125MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD9629 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS 1.8 V Analog-to-Digital Converter |
| AD9629-20EBZ | 功能描述:BOARD EVALUATION AD9629 20MSPS RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
发布紧急采购，3分钟左右您将得到回复。