参数资料
型号: AD9644-155KITZ
厂商: Analog Devices Inc
文件页数: 19/44页
文件大小: 0K
描述: KIT EVAL FOR AD9644
设计资源: AD9644 Gerber Files
标准包装: 1
系列: *
AD9644
Data Sheet
Rev. C | Page 26 of 44
Table 10. AD9644 JESD204A Typical Configurations
AD9644 Configuration
JESK204A Link A Settings
JESD204A Link B Settings
Comments
M = 1; L = 1; S = 1; F = 2
Maximum sample rate = 80 MSPS or 155 MSPS
Two Converters
N’ = 16; CF = 0
Two JESD204A Links
CS = 0, 1, 2; K = N/A
One Lane Per Link
SCR = 0, 1; HD = 0
M = 2; L = 2; S = 1; F = 2
Disabled
Maximum sample rate = 80 MSPS or 155 MSPS
Two Converters
N’ = 16
Required for applications needing two aligned
samples (I/Q applications)
One JESD204A Link
CF = 0; CS = 0, 1, 2
Two Lanes Per Link
K = 16; SCR = 0, 1;
HD = 0
M = 2; L = 1; S = 1; F = 4
Disabled
Maximum sample rate = 80 MSPS
Two Converters
N’ = 16
One JESD204A Link
CF = 0; CS = 0, 1, 2
One Lane Per Link
K = 8; SCR = 0, 1; HD = 0
09180-
201
DATA
FROM
ADC
FRAME
ASSEMBLER
(ADD TAIL BITS)
OPTIONAL
SCRAMBLER
1 + x14 + x15
8B/10B
ENCODER
TO
RECEIVER
Figure 63. AD9644 ADC Output Data Path
09180-
200
WORD 0[13:6]
SYMBOL 0[9:0]
WORD 0[5:0],TAIL BITS[1:0]
SYMBOL 1[9:0]
WORD 1[13:6]
SYMBOL 2[9:0]
WORD 1[5:0], TAIL BITS[1:0]
SYMBOL 3[9:0]
TIME
FRAME 0
FRAME 1
Figure 64. AD9644 14-Bit Data Transmission with Tail Bits
09180-
202
8B/10B
DECODER
OPTIONAL
DESCRAMBLER
1 + x14 + x15
FRAME
ALIGNMENT
DATA
OUT
FROM
TRANSMITTER
Figure 65. Required Receiver Data Path
Initial Frame Synchronization
The serial interface must synchronize to the frame boundaries
before data can be properly decoded. The JESD204A standard
has a synchronization routine to identify the frame boundary.
When the DSYNC pin is taken low for at least two clock cycles,
the AD9644 enters the code group synchronization mode. The
AD9644 transmits the K28.5 comma symbol until the receiver
achieves synchronization. The receiver should then deassert the
sync signal (take DSYNC high) and the AD9644 begins the
initial lane alignment sequence (when enabled through Bits[3:2]
of Address 0x60) and subsequently begins transmitting sample
data. The first non-K28.5 symbol corresponds to the first octet
in a frame.
The DSYNC input can be driven either from a differential
LVDS source or by using a single-ended CMOS driver circuit.
The DSYNC input default to LVDS mode but can be set to
CMOS mode by setting Bit 4 in SPI Address 0x61. If it is driven
differentially from an LVDS source, then an external 100
termination resistor should be provided. If the DSYNC input is
driven single-ended then the CMOS signal should be connected
to the DSYNC+ signal and the DSYNC signal should be left
disconnected.
相关PDF资料
PDF描述
0210490367 CABLE JUMPER 1.25MM .051M 30POS
DS9097U-009# COM PORT ADAPTER
HKQ0603S3N6C-T INDUCTOR HI FREQ 3.6NH 0201
VI-2WX-EY CONVERTER MOD DC/DC 5.2V 50W
AD9641-155KITZ KIT EVAL FOR AD9641
相关代理商/技术参数
参数描述
AD9644-80KITZ 功能描述:BOARD EVALUATION FOR AD9644 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
AD9644BCPZ-155 功能描述:模数转换器 - ADC 14 Bit 155 Msps Dual 1.8V ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
AD9644BCPZ-80 功能描述:IC ADC 14BIT 80MSPS 3V 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD9644BCPZRL7-155 功能描述:模数转换器 - ADC 14 Bit 155 Msps Dual 1.8V ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
AD9644BCPZRL7-80 功能描述:IC ADC 14BIT 80MSPS 3V 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极