- 您现在的位置：买卖IC网 > PDF目录17019 > AD9644-155KITZ (Analog Devices Inc)KIT EVAL FOR AD9644 PDF资料下载
参数资料
| 型号： | AD9644-155KITZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/44页 |
| 文件大小： | 0K |
| 描述： | KIT EVAL FOR AD9644 |
| 设计资源： | AD9644 Gerber Files |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
Data Sheet
AD9644
Rev. C | Page 27 of 44
Table 11. AD9644 JESD204A Frame Alignment Monitoring and Correction Replacement Characters
Scrambling
Lane Synchronization
Character to be Replaced
Last Octet in
Multiframe
Replacement Character
Off
On
Last octet in frame repeated from previous frame
No
K28.7 (0xFC)
Off
On
Last octet in frame repeated from previous frame
Yes
K28.3 (0x7C)
Off
Last octet in frame repeated from previous frame
Not applicable
K28.7 (0xFC)
On
Last octet in frame equals D28.7 (0xFC)
No
K28.7 (0xFC)
On
Last octet in frame equals D28.3 (0x7C)
Yes
K28.3 (0x7C)
On
Off
Last octet in frame equals D28.7 (0x7C)
Not applicable
K28.7 (0xFC)
Frame and Lane Alignment Monitoring and Correction
Frame alignment monitoring and correction is part of the
JESD204A specification. The 14-bit word requires two octets to
transmit all the data. The two octets (MSB and LSB), where
F = 2, make up a frame. During normal operating conditions
frame alignment is monitored via alignment characters, which
are inserted under certain conditions at the end of a frame.
Table 11 summarizes the conditions for character insertion
along with the expected characters under the various operation
modes. If lane synchronization is enabled, the replacement
character value depends on whether the octet is at the end of a
frame or at the end of a multiframe.
Based on the operating mode, the receiver can ensure that it is
still synchronized to the frame boundary by correctly receiving
the replacement characters.
Digital Outputs and Timing
The AD9644 has differential digital outputs that power up
by default. The driver current is derived on chip and sets the
output current at each output equal to a nominal 4 mA. Each
output presents a 100 Ω dynamic internal termination to reduce
unwanted reflections.
A 100 Ω differential termination resistor should be placed at
each receiver input to result in a nominal 400 mV peak-to-peak
swing at the receiver (see Figure 66). Alternatively, single-ended
50 Ω termina-tion can be used. When single-ended termination
is used, the termination voltage should be DRVDD/2; otherwise,
ac coupling capacitors can be used to terminate to any single-
ended voltage.
The AD9644 digital outputs can interface with custom ASICs
and FPGA receivers, providing superior switching performance
in noisy environments. Single point-to-point network topologies
are recommended with a single differential 100 Ω termination
resistor placed as close to the receiver logic as possible. The
common mode of the digital output automatically biases itself
to half the supply of the receiver (that is, the common-mode
voltage is 0.9 V for a receiver supply of 1.8 V) if dc-coupled
connecting is used (see Figure 67). For receiver logic that is not
within the bounds of the DRVDD supply, an ac-coupled
connection should be used. Simply place a 0.1 μF capacitor on
each output pin and derive a 100 Ω differential termination
close to the receiver side.
If there is no far-end receiver termination or if there is poor
differential trace routing, timing errors may result. To avoid
such timing errors, it is recommended that the trace length be
less than six inches and that the differential output traces be
close together and at equal lengths.
100
OR
100
DIFFERENTIAL
TRACE PAIR
DOUT+x
DRVDD
VRXCM
DOUT–x
VCM = Rx VCM
OUTPUT SWING = 400mV p-p
0.1F
RECEIVER
09
18
0-
09
3
Figure 66. AC-Coupled Digital Output Termination Example
100
DIFFERENTIAL
TRACE PAIR
DOUT+x
DRVDD
DOUT–x
VCM = DRVDD/2
OUTPUT SWING = 400mV p-p
RECEIVER
09
18
0-
0
92
Figure 67. DC-Coupled Digital Output Termination Example
相关PDF资料 |
PDF描述 |
|---|---|
| 0210490367 | CABLE JUMPER 1.25MM .051M 30POS |
| DS9097U-009# | COM PORT ADAPTER |
| HKQ0603S3N6C-T | INDUCTOR HI FREQ 3.6NH 0201 |
| VI-2WX-EY | CONVERTER MOD DC/DC 5.2V 50W |
| AD9641-155KITZ | KIT EVAL FOR AD9641 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9644-80KITZ | 功能描述:BOARD EVALUATION FOR AD9644 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| AD9644BCPZ-155 | 功能描述:模数转换器 - ADC 14 Bit 155 Msps Dual 1.8V ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体: |
| AD9644BCPZ-80 | 功能描述:IC ADC 14BIT 80MSPS 3V 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD9644BCPZRL7-155 | 功能描述:模数转换器 - ADC 14 Bit 155 Msps Dual 1.8V ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体: |
| AD9644BCPZRL7-80 | 功能描述:IC ADC 14BIT 80MSPS 3V 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。