AD9726
Rev. B | Page 10 of 24
Pin
No.
Mnemonic
Description
43
DB4
Data Bit 4 Complement
44
DB3+
Data Bit 3 True
45
DB3
Data Bit 3 Complement
46
DB2+
Data Bit 2 True
47
DB2
Data Bit 2 Complement
48
DB1+
Data Bit 1 True
49
DB1
Data Bit 1 Complement
50
DB0+
Data Bit 0 True
51
DB0
Data Bit 0 Complement
52
DVDD
Digital Supply Voltage
53
DGND
Digital Supply Common
54
SDO (SYNCALRM)
SPI Data Output (SYNCA
LRM)255
SDIO
56
SCLK (SYNCUPD)
SPI Clock Input (SYNCUPD
)457
CSB
SPI Chip Select Bar (Active Low)
58
RESET
Hardware Reset (Active High)
59
REFIO
Internal Reference Input/O
utput560
FSADJ
Output Current Full-Scale Adju
st661
SDR_EN
62
ADVDD
Analog Supply Voltage
63
ADGND
Analog Supply Common
64
ACVDD
Analog Supply Voltage
65
ACGND
Analog Supply Common
66
AVDD2
Analog Supply Voltage
67
AGND2
Analog Supply Common
68
AVDD1
Analog Supply Voltage
Pin
No.
Mnemonic
Description
69
AGND1
Analog Supply Common
70
IOUTB
Analog Current Output Complement
71
IOUTA
Analog Current Output True
72
AGND1
Analog Supply Common
73
AVDD1
Analog Supply Voltage
74
AGND2
Analog Supply Common
75
AVDD2
Analog Supply Voltage
76
ACGND
Analog Supply Common
77
ACVDD
Analog Supply Voltage
78
ADGND
Analog Supply Common
79
ADVDD
Analog Supply Voltage
80
SPI_DIS
EPAD
Analog Ground. Serves as an
electrical connection to the
substrate of the die and should be
connected to ground for electrical
and thermal purposes.
1 Nominally 1 kΩ to DBGND (may be omitted if data clock output is unused).
2 SDO is output in 4-wire SPI mode and three-state in 3-wire SPI mode. If SPI is
disabled (SPI_DIS = ADVDD), the alternate pin function is SYNCALRM output.
3 SDIO is input only in 4-wire SPI mode and bidirectional in 3-wire SPI mode.
4 If SPI is disabled (SPI_DIS = ADVDD), the alternate pin function is SYNCUPD.
5 Bypass with 0.1 μF to AGND1. Use the buffer amp to drive external circuitry.
Limit the output current to 1 μA. Apply an external reference to this pin.
6 Nominally 2 kΩ to AGND1 for 20 mA full-scale output (internal reference).
7 If SPI is disabled, tie the pin to ADVDD to enable SDR. Otherwise, tie to
ADGND.
8 Tie the pin to ADVDD to disable SPI; otherwise, tie to ADGND.