参数资料
型号: AD9761-EBZ
厂商: Analog Devices Inc
文件页数: 21/24页
文件大小: 0K
描述: BOARD EVAL FOR AD9761
产品培训模块: DAC Architectures
标准包装: 1
系列: TxDAC®
DAC 的数量: 2
位数: 10
采样率(每秒): 40M
数据接口: 并联
设置时间: 35ns
DAC 型: 电流
工作温度: -40°C ~ 85°C
已供物品:
已用 IC / 零件: AD9761
相关产品: AD9761ARSZRL-ND - IC DAC 10BIT DUAL 40MSPS 28-SSOP
AD9761ARSZ-ND - IC DAC 10BIT DUAL 40MSPS 28-SSOP
AD9761ARSRL-ND - IC DAC 10BIT DUAL 40MSPS 28-SSOP
AD9761ARS-ND - IC DAC 10BIT DUAL 40MSPS 28-SSOP
AD9761
–6–
AD9761
–7–
PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Description
1
DB9
Most Significant Data Bit (MSB).
2–9
DB8–DB1
Data Bits 1–8.
10
DB0
Least Significant Data Bit (LSB).
11
CLOCK
Clock Input. Both DACs’ outputs updated on positive edge of clock and digital filters read respective
input registers.
12
WRITE
Write Input. DAC input registers latched on positive edge of write.
13
SELECT
Select Input. Select high routes input data to I DAC; select low routes data to Q DAC.
14
DVDD
Digital Supply Voltage (2.7 V to 5.5 V).
15
DCOM
Digital Common.
16
COMP3
Internal Bias Node for Switch Driver Circuitry. Decouple to ACOM with 0.1 F capacitor.
17
QOUTA
Q DAC Current Output. Full-scale current when all data bits are 1s.
18
QOUTB
Q DAC Complementary Current Output. Full-scale current when all data bits are 0s.
19
REFLO
Reference Ground when Internal 1.2 V Reference Used. Connect to AVDD to disable internal reference.
20
REFIO
Reference Input/Output. Serves as reference input when internal reference disabled. Serves as 1.2 V
reference output when internal reference activated. Requires 0.1 F capacitor to ACOM when internal
reference activated.
21
FSADJ
Full-Scale Current Output Adjust. Resistance to ACOM sets full-scale output current.
22
COMP2
Bandwidth/Noise Reduction Node. Add 0.1 F to AVDD for optimum performance.
23
AVDD
Analog Supply Voltage (3 V to 5.5 V).
24
ACOM
Analog Common.
25
IOUTB
I DAC Complementary Current Output. Full-scale current when all data bits are 0s.
26
IOUTA
I DAC Current Output. Full-scale current when all data bits are 1s.
27
COMP1
Internal Bias Node for Switch Driver Circuitry. Decouple to AGND with 0.1 F capacitor.
28
RESET/SLEEP
Power-Down Control Input if Asserted for Four Clock Cycles or Longer. Reset control input if
asserted for less than four clock cycles. Active high. Connect to DCOM if not used. Refer to RESET/
SLEEP Mode Operation section.
PIN CONFIGURATION
14
13
12
11
17
16
15
20
19
18
10
9
8
1
2
3
4
7
6
5
TOP VIEW
(Not to Scale)
28
27
26
25
24
23
22
21
AD9761
(MSB) DB9
IOUTB
IOUTA
COMP1
RESET/SLEEP
DB8
DB7
DB6
COMP2
AVDD
ACOM
DB5
DB4
DB3
DB2
DB1
(LSB) DB0
REFLO
REFIO
FSADJ
CLOCK
WRITE
SELECT
DVDD
QOUTB
DCOM
COMP3
QOUTA
REV. C
相关PDF资料
PDF描述
DC1485A BOARD DAC LTC2757
RCM15DTKI-S288 CONN EDGECARD 30POS .156 EXTEND
RCM15DTMD-S189 CONN EDGECARD 30POS R/A .156 SLD
0210390987 CABLE JUMPER 1MM .030M 29POS
AD9742ACP-PCBZ BOARD EVAL FOR AD9742ACP
相关代理商/技术参数
参数描述
AD9762 制造商:AD 制造商全称:Analog Devices 功能描述:Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table
AD9762AR 功能描述:IC DAC 12BIT 125MSPS 28-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC® 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散(最大):100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC(J 形引线) 供应商设备封装:28-PLCC(11.51x11.51) 包装:带卷 (TR) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):143k
AD9762ARRL 功能描述:IC DAC 12BIT 100KSPS 28-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC® 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散(最大):55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流,单极;1 电流,双极 采样率(每秒):*
AD9762ARU 功能描述:IC DAC 12BIT 125MSPS 28-TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC® 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散(最大):100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC(J 形引线) 供应商设备封装:28-PLCC(11.51x11.51) 包装:带卷 (TR) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):143k