- 您现在的位置：买卖IC网 > PDF目录17063 > AD9764-EBZ (Analog Devices Inc)BOARD EVAL FOR AD9764 PDF资料下载
参数资料
| 型号： | AD9764-EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/22页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9764 |
| 产品培训模块： | DAC Architectures |
| 标准包装： | 1 |
| 系列： | TxDAC® |
| DAC 的数量： | 1 |
| 位数： | 14 |
| 采样率（每秒）： | 125M |
| 数据接口： | 并联 |
| 设置时间： | 35ns |
| DAC 型： | 电流 |
| 工作温度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD9764 |
REV. B
AD9764
–13–
Since the AD9764 is capable of being updated up to 125 MSPS,
the quality of the clock and data input signals are important in
achieving the optimum performance. Operating the AD9764
with reduced logic swings and a corresponding digital supply
(DVDD) will result in the lowest data feedthrough and on-chip
digital noise. The drivers of the digital data interface circuitry
should be specified to meet the minimum setup and hold times
of the AD9764 as well as its required min/max input logic level
thresholds.
Digital signal paths should be kept short and run lengths
matched to avoid propagation delay mismatch. The insertion
of a low value resistor network (i.e., 20
to 100 ) between
the AD9764 digital inputs and driver outputs may be helpful in
reducing any overshooting and ringing at the digital inputs that
contribute to data feedthrough. For longer run lengths and high
data update rates, strip line techniques with proper termination
resistors should be considered to maintain “clean” digital inputs.
The external clock driver circuitry should provide the AD9764
with a low jitter clock input meeting the min/max logic levels
while providing fast edges. Fast clock edges will help minimize
any jitter that will manifest itself as phase noise on a recon-
structed waveform. Thus, the clock input should be driven by
the fastest logic family suitable for the application.
Note, that the clock input could also be driven via a sine wave,
which is centered around the digital threshold (i.e., DVDD/2)
and meets the min/max logic threshold. This will typically result
in a slight degradation in the phase noise, which becomes more
noticeable at higher sampling rates and output frequencies.
Also, at higher sampling rates, the 20% tolerance of the digital
logic threshold should be considered since it will affect the effec-
tive clock duty cycle and, subsequently, cut into the required
data setup and hold times.
SLEEP MODE OPERATION
The AD9764 has a power-down function that turns off the
output current and reduces the supply current to less than
8.5 mA over the specified supply range of 2.7 V to 5.5 V and
temperature range. This mode can be activated by applying a
logic level “1” to the SLEEP pin. This digital input also con-
tains an active pull-down circuit that ensures the AD9764 re-
mains enabled if this input is left disconnected. The SLEEP
input with active pull-down requires <40
A of drive current.
The power-up and power-down characteristics of the AD9764
are dependent upon the value of the compensation capacitor
connected to COMP1. With a nominal value of 0.1
F, the
AD9764 takes less than 5
s to power down and approximately
3.25 ms to power back up. Note, the SLEEP MODE should not
be used when the external control amplifier is used as shown in
Figure 27.
POWER DISSIPATION
The power dissipation, PD, of the AD9764 is dependent on
several factors, including: (1) AVDD and DVDD, the power
supply voltages; (2) IOUTFS, the full-scale current output; (3)
fCLOCK, the update rate; and (4) the reconstructed digital input
waveform. The power dissipation is directly proportional to the
analog supply current, IAVDD, and the digital supply current,
IDVDD. IAVDD is directly proportional to IOUTFS, as shown in
Figure 30, and is insensitive to fCLOCK.
IOUTFS – mA
30
0
220
4
6
8
10
1214
1618
25
20
15
10
5
I AVDD
–
mA
Figure 30. IAVDD vs. IOUTFS
Conversely, IDVDD is dependent on both the digital input wave-
form, fCLOCK, and digital supply DVDD. Figures 31 and 32
show IDVDD as a function of full-scale sine wave output ratios
(fOUT/fCLOCK) for various update rates with DVDD = 5 V and
DVDD = 3 V, respectively. Note, how IDVDD is reduced by more
than a factor of 2 when DVDD is reduced from 5 V to 3 V.
RATIO – fOUT/fCLK
18
16
0
0.01
1
0.1
I DVDD
–
mA
8
6
4
2
12
10
14
5MSPS
25MSPS
50MSPS
100MSPS
125MSPS
Figure 31. IDVDD vs. Ratio @ DVDD = 5 V
RATIO – fOUT/fCLK
8
0
0.01
1
0.1
I DVDD
–
mA
6
4
2
5MSPS
25MSPS
50MSPS
100MSPS
125MSPS
Figure 32. IDVDD vs. Ratio @ DVDD = 3 V
相关PDF资料 |
PDF描述 |
|---|---|
| HCM11DSEH-S243 | CONN EDGECARD 22POS .156 EYELET |
| GCM18DCTN-S288 | CONN EDGECARD 36POS .156 EXTEND |
| GCM18DCTH-S288 | CONN EDGECARD 36POS .156 EXTEND |
| HBM11DSEH-S243 | CONN EDGECARD 22POS .156 EYELET |
| AD9762-EBZ | BOARD EVAL FOR AD9762 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9765 | 制造商:AD 制造商全称:Analog Devices 功能描述:Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table |
| AD97651 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit, 125 MSPS Dual TxDAC+ D/A Converter |
| AD9765AST | 功能描述:数模转换器- DAC 12-Bit 125 MSPS Dual TxDAC+ RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| AD9765ASTRL | 制造商:Analog Devices 功能描述:DAC 2-CH Segment 12-bit 48-Pin LQFP T/R 制造商:Analog Devices 功能描述:DAC DUAL CURRENT STEERING 12-BIT 48LQFP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:12-BIT, 125 MSPS DUAL TXDAC+ - Tape and Reel 制造商:Analog Devices Inc. 功能描述:Digital to Analog Converters - DAC 12-Bit 125 MSPS Dual TxDAC+ 制造商:Analog Devices Inc. 功能描述:Digital to Analog Converters - DAC 12-Bit 125 MSPS Dual 制造商:Analog Devices 功能描述:CONVERTER - DAC |
| AD9765ASTZ | 功能描述:IC DAC 12BIT DUAL 125MSPS 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC+® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压，单极 采样率（每秒）:* 产品目录页面:1398 (CN2011-ZH PDF) |
发布紧急采购，3分钟左右您将得到回复。