- 您现在的位置：买卖IC网 > PDF目录17064 > AD9767-EBZ (Analog Devices Inc)BOARD EVAL FOR AD9767 PDF资料下载
参数资料
| 型号： | AD9767-EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 1/44页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9767 |
| 产品培训模块： | DAC Architectures |
| 标准包装： | 1 |
| 系列： | TxDAC+® |
| DAC 的数量： | 2 |
| 位数： | 14 |
| 采样率（每秒）： | 125M |
| 数据接口： | 并联 |
| 设置时间： | 35ns |
| DAC 型： | 电流 |
| 工作温度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD9767 |
| 相关产品： | AD9767ASTZRL-ND - IC DAC 14BIT DUAL 125MSPS 48LQFP AD9767ASTZ-ND - IC DAC 14BIT DUAL 125MSPS 48LQFP |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
10-/12-/14-Bit, 125 MSPS
Dual TxDAC+ Digital-to-Analog Converters
Data Sheet
FEATURES
10-/12-/14-bit dual transmit digital-to-analog converters (DACs)
125 MSPS update rate
Excellent SFDR to Nyquist @ 5 MHz output: 75 dBc
Excellent gain and offset matching: 0.1%
Fully independent or single-resistor gain control
Dual-port or interleaved data
On-chip 1.2 V reference
5 V or 3.3 V operation
Power dissipation: 380 mW @ 5 V
Power-down mode: 50 mW @ 5 V
48-lead LQFP
APPLICATIONS
Communications
Base stations
Digital synthesis
Quadrature modulation
3D ultrasound
GENERAL DESCRIPTION
The AD9763/AD9765/AD9767 are dual-port, high speed,
2-channel, 10-/12-/14-bit CMOS DACs. Each part integrates
two high quality TxDAC+ cores, a voltage reference, and digital
interface circuitry into a small 48-lead LQFP. The AD9763/
AD9765/AD9767 offer exceptional ac and dc performance
while supporting update rates of up to 125 MSPS.
The AD9763/AD9765/AD9767 have been optimized for
processing I and Q data in communications applications. The
digital interface consists of two double-buffered latches as well
as control logic. Separate write inputs allow data to be written to
the two DAC ports independent of one another. Separate clocks
control the update rate of the DACs.
A mode control pin allows the AD9763/AD9765/AD9767 to
interface to two separate data ports, or to a single interleaved
high speed data port. In interleaving mode, the input data
stream is demuxed into its original I and Q data and then
latched. The I and Q data is then converted by the two DACs
and updated at half the input data rate.
The GAINCTRL pin allows two modes for setting the full-scale
current (IOUTFS) of the two DACs. IOUTFS for each DAC can be set
independently using two external resistors, or IOUTFS for both
DACs can be set by using a single external resistor. See the
Gain Control Mode section for important date code
information on this feature.
FUNCTIONAL BLOCK DIAGRAM
1
LATCH
1
DAC
BIAS
GENERATOR
SLEEP
DIGITAL
INTERFACE
AD9763/
AD9765/
AD9767
PORT1
PORT2
MODE
2
DAC
2
LATCH
IOUTB2
IOUTA2
IOUTB1
IOUTA1
CLK1
AVDD ACOM
GAINCTRL
FSADJ2
FSADJ1
REFIO
REFERENCE
00
61
7-
0
01
WRT1/IQWRT
WRT2/IQSEL
CLK2/IQ RESET
DCOM1/
DCOM2
DVDD1/
DVDD2
Figure 1.
The DACs utilize a segmented current source architecture
combined with a proprietary switching technique to reduce
glitch energy and maximize dynamic accuracy. Each DAC provides
differential current output, thus supporting single-ended or dif-
ferential applications. Both DACs of the AD9763, AD9765, or
AD9767 can be simultaneously updated and can provide a
nominal full-scale current of 20 mA. The full-scale currents
between each DAC are matched to within 0.1%.
The AD9763/AD9765/AD9767 are manufactured on an
advanced, low cost CMOS process. They operate from a single
supply of 3.3 V to 5 V and consume 380 mW of power.
PRODUCT HIGHLIGHTS
1.
The AD9763/AD9765/AD9767 are members of a pin-
compatible family of dual TxDACs providing 8-, 10-, 12-,
and 14-bit resolution.
2.
Dual 10-/12-/14-Bit, 125 MSPS DACs. A pair of high
performance DACs for each part is optimized for low
distortion performance and provides flexible transmission
of I and Q information.
3.
Matching. Gain matching is typically 0.1% of full scale, and
offset error is better than 0.02%.
4.
Low Power. Complete CMOS dual DAC function operates on
380 mW from a 3.3 V to 5 V single supply. The DAC full-scale
current can be reduced for lower power operation, and a sleep
mode is provided for low power idle periods.
5.
On-Chip Voltage Reference. The AD9763/AD9765/AD9767
each include a 1.20 V temperature-compensated band gap
voltage reference.
6.
Dual 10-/12-/14-Bit Inputs. The AD9763/AD9765/AD9767
each feature a flexible dual-port interface, allowing dual or
interleaved input data.
Rev. G
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringements of patents or other
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
1999-2011 Analog Devices, Inc. All rights reserved.
相关PDF资料 |
PDF描述 |
|---|---|
| 0210490255 | CABLE JUMPER 1.25MM .030M 20POS |
| MLG1005S2N0S | INDUCTOR MULTILAYER 2.0NH 0402 |
| MIC2003-0.5YML TR | IC DISTRIBUTION SW 0.5A 6-MLF |
| MIC2005-0.5YM6 TR | IC DISTRIBUTION SW 0.5A SOT23-6 |
| 0210490204 | CABLE JUMPER 1.25MM .203M 14POS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9768 | 制造商:AD 制造商全称:Analog Devices 功能描述:Ultrahigh Speed IC D/A Converter |
| AD9768JD | 制造商:Rochester Electronics LLC 功能描述:AD9768 IC - Bulk |
| AD9768JQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9768SD | 制造商:AD 制造商全称:Analog Devices 功能描述:Ultrahigh Speed IC D/A Converter |
| AD9768SE | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。