收藏本站
参数资料
型号： AD9835BRUZ-REEL
厂商： Analog Devices Inc
文件页数： 8/28页
文件大小： 0K
描述： IC DDS 10BIT 50MHZ 16-TSSOP
产品培训模块： Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
标准包装： 2,500
分辨率（位）： 10 b
主 fclk： 50MHz
调节字宽（位）： 32 b
电源电压： 4.75 V ~ 5.25 V
工作温度： -40°C ~ 85°C
安装类型： 表面贴装
封装/外壳： 16-TSSOP（0.173"，4.40mm 宽）
供应商设备封装： 16-TSSOP
包装： 带卷 (TR)
配用： EVAL-AD9835EBZ-ND - BOARD EVALUATION FOR AD9835
AD9835
Data Sheet
Rev. A | Page 16 of 28
Table 8. Control Registers
Register
Size
Description
FREQ0 REG
32 bits
Frequency Register 0. This defines the
output frequency, when FSELECT = 0,
as a fraction of the MCLK frequency.
FREQ1 REG
32 bits
Frequency Register 1. This defines the
output frequency, when FSELECT = 1,
as a fraction of the MCLK frequency.
PHASE0 REG
12 bits
Phase Offset Register 0. When PSEL0 =
PSEL1 = 0, the contents of this register
are added to the output of the phase
accumulator.
PHASE1 REG
12 bits
Phase Offset Register 1. When PSEL0 = 1
and PSEL1 = 0, the contents of this
register are added to the output of the
phase accumulator.
PHASE2 REG
12 bits
Phase Offset Register 2. When PSEL0 = 0
and PSEL1 = 1, the contents of this
register are added to the output of the
phase accumulator.
PHASE3 REG
12 bits
Phase Offset Register 3. When PSEL0 =
PSEL1 = 1, the contents of this register
are added to the output of the phase
accumulator.
Table 9. 32-Bit Frequency Word
16 MSBs
16 LSBs
8 H MSBs
8 L MSBs
8 H LSBs
8 L LSBs
Table 10. 12-Bit Frequency Word
8 LSBs
4 MSBs (The 4 MSBs of the
8-Bit Word Loaded = 0)
DIRECT DATA TRANSFER AND DEFERRED DATA
TRANSFER
Within the AD9835, 16-bit transfers are used when loading the
destination frequency/phase register. There are two modes for
loading a register, direct data transfer and a deferred data transfer.
With a deferred data transfer, the 8-bit word is loaded into the
defer register (8 LSBs or 8 MSBs). However, this data is not
loaded into the 16-bit data register; therefore, the destination
register is not updated. With a direct data transfer, the 8-bit word
is loaded into the appropriate defer register (8 LSBs or 8 MSBs).
Immediately following the loading of the defer register, the
contents of the complete defer register are loaded into the 16-bit
data register and the destination register is loaded on the next
MCLK rising edge. When a destination register is addressed, a
deferred transfer is needed first followed by a direct transfer.
When all 16 bits of the defer register contain relevant data, the
destination register can then be updated using 8-bit loading
rather than 16-bit loading, that is, direct data transfers can
be used.
For example, after a new 16-bit word has been loaded to
a destination register, the defer register will also contain this
word. If the next write instruction is to the same destination
register, the user can use direct data transfers immediately.
When writing to a phase register, the 4 MSBs of the 16-bit word
loaded into the data register should be zero (the phase registers
are 12 bits wide).
To alter the entire contents of a frequency register, four write
operations are needed. However, the 16 MSBs of a frequency
word are contained in a separate register to the 16 LSBs.
Therefore, the 16 MSBs of the frequency word can be altered
independent of the 16 LSBs.
The phase and frequency registers to be used are selected using
the FSELECT, PSEL0, and PSEL1 pins, or the corresponding
bits can be used. Bit SELSRC determines whether the bits or the
pins are used. When SELSRC = 0, the pins are used, and when
SELSRC = 1, the bits are used. When CLR is taken high,
SELSRC is set to 0 so that the pins are the default source. Data
transfers from the serial (defer) register to the 16-bit data register,
and the FSELECT and PSEL registers, occur following the 16th
falling SCLK edge.
Table 11. Controlling the AD9835
D15
D14
Command
1
0
Selects source of control for the PHASEx and
FREQx registers and enables synchronization.
Bit D13 is the SYNC bit. When this bit is high,
reading of the FSELECT, PSEL0, and PSEL1 bits/
pins and the loading of the destination register
with data is synchronized with the rising edge of
MCLK. The latency is increased by 2 MCLK cycles
when SYNC = 1. When SYNC = 0, the loading of the
data and the sampling of FSELECT/PSEL0/PSEL1
occurs asynchronously.
Bit D12 is the select source bit (SELSRC). When this
bit equals 1, the PHASEx/FREQx REG is selected
using the FSELECT, PSEL0, and PSEL1 bits. When
SELSRC = 0, the PHASEx/FREQx REG is selected
using the FSELECT, PSEL0, and PSEL1 pins.
1
SLEEP, RESET, and CLR (clear).
D13 is the SLEEP bit. When this bit equals 1, the
AD9835 is powered down, internal clocks are
disabled, and the current sources and REFOUT of
the DAC are turned off. When SLEEP = 0, the
AD9835 is powered up. When RESET (D12) = 1, the
phase accumulator is set to zero phase that
corresponds to an analog output of midscale.
When CLR (D11) = 1, SYNC and SELSRC are set to
zero. CLR resets to 0 automatically.
相关PDF资料
PDF描述
VE-BWX-IX-B1 CONVERTER MOD DC/DC 5.2V 75W
VI-B1F-IX-B1 CONVERTER MOD DC/DC 72V 75W
VI-B1F-IW-B1 CONVERTER MOD DC/DC 72V 100W
VI-B1D-IW-B1 CONVERTER MOD DC/DC 85V 100W
VI-B1B-IW-B1 CONVERTER MOD DC/DC 95V 100W
相关代理商/技术参数
参数描述
AD9835BRUZ-REEL7 功能描述:IC DDS 10BIT 50MHZ 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR)
AD9835EB 制造商:AD 制造商全称:Analog Devices 功能描述:Evaluation Board for the AD9835 Direct Digital Synthesizer
AD9837 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power, 8.5 mW, 2.3 V to 5.5 V, Programmable Waveform Generator
AD9837ACPZ-RL 功能描述:IC WAVEFORM GEN PROG 10LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR)
AD9837ACPZ-RL7 功能描述:IC WAVEFORM GEN PROG 10LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR)
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*