- 您现在的位置：买卖IC网 > PDF目录11767 > AD9882AKSTZ-100 (Analog Devices Inc)IC INTERFACE/DVI 100MHZ 100LQFP PDF资料下载
参数资料
| 型号： | AD9882AKSTZ-100 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/40页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE/DVI 100MHZ 100LQFP |
| 标准包装： | 1 |
| 应用： | 视频 |
| 接口： | 模拟，DVI |
| 电源电压： | 3.15 V ~ 3.45 V |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-LQFP（14x14） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9882A
Rev. 0 | Page 20 of 40
MCL—HDCP Master Serial Port Data Clock
Connects to the EEPROM for reading the encrypted HDCP
keys.
MDA—HDCP Master Serial Port Data I/O
Connects to the EEPROM for reading the encrypted HDCP
keys.
CTL—Digital Control Outputs
These pins output the control signals for the red and green
channels. CTL0 and CTL1 correspond to the red channel’s
input, while CTL2 and CTL3 correspond to the green channel’s
input.
Power Supply
VD—Main Power Supply
It should be as quiet as possible.
PVD—PLL Power Supply
It should be as quiet as possible.
VDD—Outputs Power Supply
The power for the data and clock outputs. It can run at 3.3 V
or 2.5 V.
GND—Ground
The ground return for all circuitry on the device. It is recom-
mended that the application circuit board have a single, solid
ground plane.
CAPTURING THE ENCODED DATA
The first step in recovering the encoded data is to capture the
raw data. To accomplish this, the AD9882A employs a high
speed phase-locked loop (PLL) to generate clocks capable of
over sampling the data at the correct frequency. The data
capture circuitry continuously monitors the incoming data
during horizontal and vertical blanking times (when DE is low)
and selects the best sampling phase for each data channel
independently. The phase information is stored and used until
the next blanking period (one video line).
DATA FRAMES
The digital interface data is captured in groups of 10 bits each,
which are called data frames. During the active data period,
each frame is made up of the nine encoded video data bits and
one dc-balancing bit. The data capture block receives this data
serially but outputs each frame in parallel 10-bit words.
SPECIAL CHARACTERS
During periods of horizontal or vertical blanking time (when
DE is low), the digital transmitter transmits special characters.
The AD9882A receives these characters and uses them to set
the video frame boundaries and the phase recovery loop for
each channel. There are four special characters that can be
received. They are used to identify the top, bottom, left side, and
right side of each video frame. The data receiver can
differentiate these special characters from active data because
the special characters have a different number of transitions per
data frame.
CHANNEL RESYNCHRONIZATION
The purpose of the channel resynchronization block is to
resynchronize the three data channels to a single internal data
clock. Coming into this block, all three data channels can be on
different phases of the 3× oversampling PLL clock (0°, 120°, and
240°). This block can resynchronize the channels from a worst-
case skew of one full input period (8.93 ns at 112 MHz).
DATA DECODER
The data decoder receives frames of data and sync signals from
the data capture block (in 10-bit parallel words) and decodes
them into groups of eight RGB bits, two control bits, and a data
enable bit (DE).
HDCP
The AD9882A contains all the circuitry necessary for
decryption of a high bandwidth digital content protection
encoded DVI video stream. A typical HDCP implementation
is shown in Figure 12. Several features of the AD9882A make
this possible and add functionality to ease the implementation
of HDCP.
The basic components of HDCP are included in the AD9882A.
A slave serial bus connects to the DDC clock and DDC data
pins on the DVI connector to allow the HDCP-enabled
DVI transmitter to coordinate the HDCP algorithm with
the AD9882A. A second serial port (MDA/MCL) allows the
AD9882A to read the HDCP keys and key selection vector
(KSV) stored in an external serial EEPROM. When
transmitting encrypted video, the DVI transmitter enables
HDCP through the DDC port. The AD9882A then decodes the
DVI stream using information provided by the transmitter,
HDCP keys, and KSV.
The AD9882A allows the MDA and MCL pins to be three-
stated using the MDA/MCL three-state bit (Register 0x1B, Bit
7) in the configuration registers. The three-state feature allows
the EEPROM to be programmed in-circuit. The MDA/MCL
port must be three-stated before attempting to program the
EEPROM using an external master. The keys will be stored in
an I2C compatible 3.3 V serial EEPROM of at least 512 bytes in
size. The EEPROM should have a device address of 0xA0.
Proprietary software licensed from Analog Devices encrypts the
keys and creates properly formatted EEPROM images for use in
a production environment. Encrypting the keys helps maintain
相关PDF资料 |
PDF描述 |
|---|---|
| AD9882KSTZ-100 | IC INTERFACE/DVI 100MHZ 100LQFP |
| MS27473E16B55PA | CONN PLUG 55POS STRAIGHT W/PINS |
| LTC4305IGN#TR | IC BUFFER BUS 2WR ADDRESS 16SSOP |
| VI-B43-IW-F2 | CONVERTER MOD DC/DC 24V 100W |
| AD9983AKCPZ-170 | IC INTRFACE 8BIT 170MSPS 64LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9882AKSTZ-140 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9882KS-140 | 制造商:Analog Devices 功能描述:LOW COST DUAL INTERFACE - Bulk |
| AD9882KST-100 | 制造商:Rochester Electronics LLC 功能描述:LOW COST DUAL INTERFACE - Bulk |
| AD9882KST-140 | 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:LOW COST DUAL INTERFACE - Bulk 制造商:Analog Devices 功能描述:IC DUAL INTERFACE |
| AD9882KSTZ-100 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
发布紧急采购，3分钟左右您将得到回复。