- 您现在的位置：买卖IC网 > PDF目录11767 > AD9882AKSTZ-100 (Analog Devices Inc)IC INTERFACE/DVI 100MHZ 100LQFP PDF资料下载
参数资料
| 型号： | AD9882AKSTZ-100 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 24/40页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE/DVI 100MHZ 100LQFP |
| 标准包装： | 1 |
| 应用： | 视频 |
| 接口： | 模拟，DVI |
| 电源电压： | 3.15 V ~ 3.45 V |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-LQFP（14x14） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9882A
Rev. 0 | Page 30 of 40
0x11 1 Coast Input Polarity
This bit indicates the polarity of the coast signal that is applied
to the PLL coast input.
This register can be used only when coast is disabled and
Register 0x11, Bit 2 is set to 1.
Table 31. Coast Input Polarity Settings
CSTPOL
Function
0
Active low
1
Active high
The power-up default value is CSTPOL = 1.
0x12 7–0
Precoast
This register allows the coast signal to be applied prior to the
Vsync signal. This is necessary in cases where pre-equalization
pulses are present. This register defines the number of edges
that are filtered before Vsync on a composite sync.
The default is 0.
0x13 7–0 Postcoast
This register allows the coast signal to be applied following the
Vsync signal. This is necessary in cases where postequalization
pulses are present. The step size for this control is one Hsync
period. This register defines the number of edges that are
filtered after Vsync on a composite sync.
The default is 0.
0x14 7–6 Output Drive
These two bits select the drive strength for the high speed
digital outputs (all data output and clock output pins). Higher
drive strength results in faster rise/fall times, and in general
makes it easier to capture data. Lower drive strength results in
slower rise/fall times and helps reduce EMI and digitally
generated power supply noise.
Table 32. Output Drive Strength Settings
Bit 7
Bit 6
Result
1
X
High drive strength
0
1
Medium drive strength
0
Low drive strength
The default for this register is 11, high drive strength. This
option works on both the analog and digital interfaces.
0x14 5
Programmable Analog Bandwidth
These bits select the analog bandwidth.
Table 33. Analog Bandwidth Control
Bit 5
Analog Bandwidth
0
10 MHz
1
300 MHz
0x14 4
Clk Inv Data Output Clock Invert
A control bit for the inversion of the output data clock (Pin 85).
This function works only for the digital interface. When not
inverted, data is output on the falling edge of the data clock. See
how this affects timing.
Table 34. Clock Output Invert Settings
Clk Inv
Function
0
Not inverted
1
Inverted
The default for this register is 0 (not inverted).
0x14 3
PDO Power-Down Outputs
This bit is used to put the outputs in a high impedance mode.
This applies to the 24 data output pins, HSOUT, VSOUT, and
DE pins.
Table 35. Power-Down Output Settings
PDO
Function
0
Normal operation
1
Three-state
The default for this register is 0. (This option works on both the
analog and digital interfaces.)
0x14 2
HDCP Address
This bit is used to set the HDCP slave port address.
Table 36. HDCP Address Settings
Address Bit
Result
0
0 for HDCP Slave Port
1
1 for HDCP Slave Port
The default for this register is 0.
0x14 1
PWRDN
This bit is used to control chip power-down. See the Power
Management section for details about which blocks are actually
powered down.
Table 37. Power-Down Settings
Select
Result
0
Power-down
1
Normal operation
The default for this register is 1.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9882KSTZ-100 | IC INTERFACE/DVI 100MHZ 100LQFP |
| MS27473E16B55PA | CONN PLUG 55POS STRAIGHT W/PINS |
| LTC4305IGN#TR | IC BUFFER BUS 2WR ADDRESS 16SSOP |
| VI-B43-IW-F2 | CONVERTER MOD DC/DC 24V 100W |
| AD9983AKCPZ-170 | IC INTRFACE 8BIT 170MSPS 64LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9882AKSTZ-140 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9882KS-140 | 制造商:Analog Devices 功能描述:LOW COST DUAL INTERFACE - Bulk |
| AD9882KST-100 | 制造商:Rochester Electronics LLC 功能描述:LOW COST DUAL INTERFACE - Bulk |
| AD9882KST-140 | 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:LOW COST DUAL INTERFACE - Bulk 制造商:Analog Devices 功能描述:IC DUAL INTERFACE |
| AD9882KSTZ-100 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
发布紧急采购，3分钟左右您将得到回复。