参数资料
型号: AD9911BCPZ
厂商: Analog Devices Inc
文件页数: 10/44页
文件大小: 0K
描述: IC DDS 500MSPS DAC 10BIT 56LFCSP
产品培训模块: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
标准包装: 1
分辨率(位): 10 b
主 fclk: 500MHz
调节字宽(位): 32 b
电源电压: 1.71 V ~ 1.96 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 56-VFQFN 裸露焊盘,CSP
供应商设备封装: 56-LFCSP-VQ(8x8)
包装: 托盘
配用: AD9911/PCBZ-ND - BOARD EVAL FOR AD9911
AD9911
Rev. 0 | Page 18 of 44
THEORY OF OPERATION
PRIMARY DDS CORE
The AD9911 has one complete DDS (Channel 1) that consists
of a 32-bit phase accumulator, a phase-to-amplitude converter,
and 10-bit DAC. Together, these digital blocks generate a sine
wave when the phase accumulator is clocked and the phase
increment value (frequency tuning word) is greater than 0. The
phase-to-amplitude converter translates phase information to
amplitude information by a cos (θ) operation.
The output frequency (fO) of the DDS is a function of the
rollover rate of the phase accumulator. The exact relationship is
shown in the following equation:
31
32
2
0
2
)
)(
(
=
FTW
with
f
FTW
f
S
O
where:
fS = the system clock rate.
FTW = the frequency tuning word.
232 represents the capacity of the phase accumulator’.
The DDS core architecture also supports the capability to phase
offset the output signal. This is performed by the channel phase
offset word (CPOW). The CPOW is a 14-bit register that stores
a phase offset value. This value is added to the output of the
phase accumulator to offset the current phase of the output
signal. The exact value of phase offset is given by the following
equation:
°
×
=
Φ
360
2
14
CPOW
SPURKILLER/MULTITONE MODE AND TEST-TONE
MODULATION
The AD9911 is equipped with three auxiliary DDS cores
(Channel 0, Channel 2, and Channel 3). Because these channels
do not have a DAC, there is no direct output. Instead, these
channels are designed to implement either spur reduction/
multiple tones or test-tone modulation on the output spectrum
for Channel 1.
When using multitone mode, the device can output up to four
distinct carriers concurrently. This is possible via the summing
node for all four DDS cores. The frequency, phase and
amplitude of each tone is adjustable. The maximum amplitude
of the auxiliary channels is 12 db below the primary channel’s
maximum amplitude to prevent overdriving the DAC input.
The primary channel’s amplitude can be adjusted down to
achieve equal amplitude for all carriers.
When using SpurKiller mode, up to three spurs in the output
spectrum for Channel 1 are reducible (one per auxiliary
channel). To match an exact frequency using the three channels,
the spur must be harmonically related to the fundamental
frequency or the tuning word for Channel 1. A nonharmonic
spur may be impossible to match frequency.
Spur reduction is not as effective at lower fundamental
frequencies where SFDR performance is already very good. The
benefits of SpurKiller channels are virtually nonexistent when
the output frequency is less than 20% of the sampling
frequency.
Test-tone modulation is similar to amplitude modulation
options of a signal generator. For test-tone modulation,
auxiliary DDS Channel 0 is assigned to implement amplitude
sinusoidal modulated waveforms of the primary channel. This
function is programmed using internal registers.
D/A CONVERTER
The AD9911 incorporates a 10-bit current output DAC. The
DAC converts a digital code (amplitude) into a discrete analog
quantity. The DAC current outputs can be modeled as a current
source with high output impedance (typically 100 kΩ). Unlike
many DACs, these current outputs require termination into
AVDD via a resistor or a center-tapped transformer for
expected current flow.
The DAC has complementary outputs that provide a combined
full-scale output current (IOUT + IOUTB). The outputs always sink
current.
B
The full-scale current is controlled by means of an external
resistor (RSET) and the scalable DAC current control bits
discussed in the Modes of Operation section. The Resistor RSET
is connected between the DAC_RSET pin and analog ground
(AGND). The full-scale current is inversely proportional to the
resistor value as follows:
SET
OUT
R
I
91
.
18
=
Limiting the output to 10 mA with an RSET of 1.9 kΩ provides
optimal spurious-free dynamic range (SFDR) performance. The
DAC output voltage compliance range is AVDD + 0.5 V to
AVDD 0.5 V. Voltages developed beyond this range can cause
excessive harmonic distortion. Proper attention should be paid
to the load termination to keep the output voltage within its
compliance range. Exceeding this range could damage the DAC
output circuitry.
DAC
IOUT
AVDD
1:1
50
IOUT
05
78
5-
03
4
LPF
Figure 35. Typical DAC Output Termination Configuration
相关PDF资料
PDF描述
VE-B11-IY-F4 CONVERTER MOD DC/DC 12V 50W
VE-B11-IY-F1 CONVERTER MOD DC/DC 12V 50W
VE-2WZ-IY-F4 CONVERTER MOD DC/DC 2V 20W
VE-2WZ-IY-F1 CONVERTER MOD DC/DC 2V 20W
VE-2WZ-IX-F2 CONVERTER MOD DC/DC 2V 30W
相关代理商/技术参数
参数描述
AD9911BCPZ-REEL7 功能描述:IC DDS 500MSPS DAC 10BIT 56LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 调节字宽(位):32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
AD9912 制造商:AD 制造商全称:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer w/ 14-bit DAC
AD9912/PCBZ 制造商:Analog Devices 功能描述:Evaluation Kit For 1 GSPS Direct Digital Synthesizer W/ 14-Bit DAC 制造商:Analog Devices 功能描述:EVAL KIT FOR 1 GSPS DIRECT DGTL SYNTHESIZER W/ 14BIT DAC - Bulk 制造商:Analog Devices 功能描述:EVALUATION BOARD AD9912 1GSPS DDS
AD9912A/PCBZ 功能描述:BOARD EVALUATION FOR AD9912 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口,收发器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板
AD9912ABCPZ 功能描述:IC DDS 1GSPS DAC 14BIT 64LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 调节字宽(位):32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)